{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:04:59Z","timestamp":1761919499727,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,11,12]],"date-time":"2011-11-12T00:00:00Z","timestamp":1321056000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,11,12]]},"DOI":"10.1145\/2063348.2063366","type":"proceedings-article","created":{"date-parts":[[2011,11,16]],"date-time":"2011-11-16T10:40:21Z","timestamp":1321440021000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Advanced Institute for Computational Science (AICS)"],"prefix":"10.1145","author":[{"given":"Akinori","family":"Yonezawa","sequence":"first","affiliation":[{"name":"AICS\/RIKEN Minatojima-minami-machi, Hyogo, Japan"}]},{"given":"Tadashi","family":"Watanabe","sequence":"additional","affiliation":[{"name":"AICS\/RIKEN Minatojima-minami-machi, Hyogo, Japan"}]},{"given":"Mitsuo","family":"Yokokawa","sequence":"additional","affiliation":[{"name":"AICS\/RIKEN Minatojima-minami-machi, Hyogo, Japan"}]},{"given":"Mitsuhisa","family":"Sato","sequence":"additional","affiliation":[{"name":"AICS\/RIKEN Minatojima-minami-machi, Hyogo, Japan"}]},{"given":"Kimihiko","family":"Hirao","sequence":"additional","affiliation":[{"name":"AICS\/RIKEN Minatojima-minami-machi, Hyogo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2011,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Hot Chips","volume":"21","author":"Maruyama T.","year":"2009","unstructured":"T. Maruyama , SPARC64 VIIIfx : Fujitsu's New Generation Octo-core Processor for Petascale Computing , Hot Chips , Vol. 21 , November 2009 . T. Maruyama, SPARC64 VIIIfx: Fujitsu's New Generation Octo-core Processor for Petascale Computing, Hot Chips, Vol.21, November 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.40"},{"key":"e_1_3_2_1_3_1","series-title":"Version 9","volume-title":"The SPARC Architecture Manual","author":"International SPARC","year":"1994","unstructured":"SPARC International , The SPARC Architecture Manual ( Version 9 ) , Prentice-Hall , 1994 . SPARC International, The SPARC Architecture Manual (Version 9), Prentice-Hall, 1994."},{"key":"e_1_3_2_1_4_1","volume-title":"SPARC Joint Programming Specification (JPS1): Commonality, architecture manual","author":"Microsystems Sun","year":"2002","unstructured":"Sun Microsystems and Fujitsu Ltd . , SPARC Joint Programming Specification (JPS1): Commonality, architecture manual , 2002 . Sun Microsystems and Fujitsu Ltd., SPARC Joint Programming Specification (JPS1): Commonality, architecture manual, 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.370"},{"key":"e_1_3_2_1_6_1","volume-title":"HOT CHIPS 22","author":"Toyoshima T.","year":"2010","unstructured":"T. Toyoshima , ICC : An interconnect controller for the Tofu interconnect architecture , HOT CHIPS 22 , 2010 . T. Toyoshima, ICC: An interconnect controller for the Tofu interconnect architecture, HOT CHIPS 22, 2010."}],"event":{"name":"SC '11: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Seattle Washington","acronym":"SC '11"},"container-title":["State of the Practice Reports"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2063348.2063366","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2063348.2063366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:26Z","timestamp":1750240466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2063348.2063366"}},"subtitle":["Japanese National High-Performance Computing Research Institute and its 10-petaflops supercomputer \"K\""],"short-title":[],"issued":{"date-parts":[[2011,11,12]]},"references-count":6,"alternative-id":["10.1145\/2063348.2063366","10.1145\/2063348"],"URL":"https:\/\/doi.org\/10.1145\/2063348.2063366","relation":{},"subject":[],"published":{"date-parts":[[2011,11,12]]},"assertion":[{"value":"2011-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}