{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:08Z","timestamp":1763468048704,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,11,12]],"date-time":"2011-11-12T00:00:00Z","timestamp":1321056000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE - SC0005026"],"award-info":[{"award-number":["DE - SC0005026"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,11,12]]},"DOI":"10.1145\/2063384.2063445","type":"proceedings-article","created":{"date-parts":[[2011,11,8]],"date-time":"2011-11-08T13:32:09Z","timestamp":1320759129000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["System implications of memory reliability in exascale computing"],"prefix":"10.1145","author":[{"given":"Sheng","family":"Li","sequence":"first","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Notre Dame and Hewlett-Packard Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Yu","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Sandia National Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chad D.","family":"Kersey","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jay B.","family":"Brockman","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun F.","family":"Rodrigues","sequence":"additional","affiliation":[{"name":"Sandia National Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"McSim: A Manycore Simulation Infrastructure \" http:\/\/scale.snu.ac.kr\/mcsim.  \"McSim: A Manycore Simulation Infrastructure \" http:\/\/scale.snu.ac.kr\/mcsim."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_3_1","volume-title":"Technical Report,\"","author":"Kernel Developer's AMD","year":"2009","unstructured":"AMD , \"BIOS and Kernel Developer's Guide for AMD NPT Family 0 Fh Processors , Technical Report,\" Nov. 2009 . AMD, \"BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors, Technical Report,\" Nov. 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2005.55"},{"key":"e_1_3_2_1_5_1","volume-title":"ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems","author":"Bergman K.","year":"2008","unstructured":"K. Bergman , , \" ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems .\" 2008 , DARPA IPTO sponsored report. K. Bergman, et al., \"ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems.\" 2008, DARPA IPTO sponsored report."},{"key":"e_1_3_2_1_6_1","volume-title":"Software and Algorithms for Graph Queries on Multithreaded Architectures,\" in 2007 IEEE International Parallel and Distributed Processing Symposium","author":"Berry J.","year":"2007","unstructured":"J. Berry , B. Hendrickson , S. Kahan , and P. Konecny , \" Software and Algorithms for Graph Queries on Multithreaded Architectures,\" in 2007 IEEE International Parallel and Distributed Processing Symposium , 2007 , p. 495. J. Berry, B. Hendrickson, S. Kahan, and P. Konecny, \"Software and Algorithms for Graph Queries on Multithreaded Architectures,\" in 2007 IEEE International Parallel and Distributed Processing Symposium, 2007, p. 495."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"S. Borkar \"The Exascale Challenge \" in Asia Academic Forum Nov 2010.  S. Borkar \"The Exascale Challenge \" in Asia Academic Forum Nov 2010.","DOI":"10.1109\/VDAT.2010.5496640"},{"key":"e_1_3_2_1_9_1","volume-title":"Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level,\" in Proceedings of 46th Annual International Reliability Physics Symposium","author":"Borucki L.","year":"2008","unstructured":"L. Borucki , G. Schindlbeck , and C. Slayman , \" Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level,\" in Proceedings of 46th Annual International Reliability Physics Symposium , 2008 . L. Borucki, G. Schindlbeck, and C. Slayman, \"Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level,\" in Proceedings of 46th Annual International Reliability Physics Symposium, 2008."},{"key":"e_1_3_2_1_10_1","unstructured":"Cray Corporation \"Cray MTA-2 System.\"  Cray Corporation \"Cray MTA-2 System.\""},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2004.11.016"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0307"},{"key":"e_1_3_2_1_13_1","unstructured":"T. Dell \"A White Paper On The Benefits Of Chipkill-Correct ECC for PC Server Main Memory \" IBM Microelectronics Division \" Technical Report Nov. 1997.  T. Dell \"A White Paper On The Benefits Of Chipkill-Correct ECC for PC Server Main Memory \" IBM Microelectronics Division \" Technical Report Nov. 1997."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654117"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062268"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241623"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964229"},{"key":"e_1_3_2_1_19_1","volume-title":"Memory Systems: Cache, DRAM","author":"Jacob B.","year":"2007","unstructured":"B. Jacob , S. Ng , and D. Wang , Memory Systems: Cache, DRAM , Disk. San Francisco, CA, USA : Morgan Kaufmann Publishers Inc ., 2007 . B. Jacob, S. Ng, and D. Wang, Memory Systems: Cache, DRAM, Disk. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2007."},{"key":"e_1_3_2_1_20_1","unstructured":"JEDEC \"http:\/\/www.jedec.org\/.\"  JEDEC \"http:\/\/www.jedec.org\/.\""},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815977"},{"volume-title":"A 16Gb\/s\/link, 64GB\/s Bidirectional Asymmetric Memory Interface,\" JSSC","author":"Lee H.","key":"e_1_3_2_1_22_1","unstructured":"H. Lee , , \" A 16Gb\/s\/link, 64GB\/s Bidirectional Asymmetric Memory Interface,\" JSSC , vol. 44 , no. 4, 2009. H. Lee, et al., \"A 16Gb\/s\/link, 64GB\/s Bidirectional Asymmetric Memory Interface,\" JSSC, vol. 44, no. 4, 2009."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_25_1","volume-title":"CACTI-P: Architecture-Level Modeling for SRAM-based Structures with Advanced Leakage Reduction Techniques,\" in ICCAD","author":"Li S.","year":"2011","unstructured":"S. Li , K. Chen , J. H. Ahn , J. B. Brockman , and N. P. Jouppi , \" CACTI-P: Architecture-Level Modeling for SRAM-based Structures with Advanced Leakage Reduction Techniques,\" in ICCAD , 2011 . S. Li, K. Chen, J. H. Ahn, J. B. Brockman, and N. P. Jouppi, \"CACTI-P: Architecture-Level Modeling for SRAM-based Structures with Advanced Leakage Reduction Techniques,\" in ICCAD, 2011."},{"key":"e_1_3_2_1_26_1","volume-title":"International Parallel and Distributed Computing Computing Symposium (IPDPS), MTAAP workshop","author":"Li S.","year":"2007","unstructured":"S. Li , A Heterogeneous Lightweight Multithreaded Architecture ,\" in International Parallel and Distributed Computing Computing Symposium (IPDPS), MTAAP workshop , 2007 . S. Li, et al., \"A Heterogeneous Lightweight Multithreaded Architecture,\" in International Parallel and Distributed Computing Computing Symposium (IPDPS), MTAAP workshop, 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.169"},{"key":"e_1_3_2_1_28_1","volume-title":"MTAAP workshop","author":"Li S.","year":"2008","unstructured":"S. Li , S. Kuntz , P. Kogge , and J. Brockman , \" Memory Model Effects on Application Performance for a Lightweight Multithreaded Architecture,\" in International Parallel and Distributed Computing Computing Symposium (IPDPS) , MTAAP workshop , 2008 . S. Li, S. Kuntz, P. Kogge, and J. Brockman, \"Memory Model Effects on Application Performance for a Lightweight Multithreaded Architecture,\" in International Parallel and Distributed Computing Computing Symposium (IPDPS), MTAAP workshop, 2008."},{"key":"e_1_3_2_1_29_1","first-page":"6","volume-title":"USENIXATC'10","author":"Li X.","year":"2010","unstructured":"X. Li , M. C. Huang , and K. Shen , \" A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility,\" in Proceedings of the 2010 USENIX conference on USENIX annual technical conference, ser . USENIXATC'10 , 2010 , pp. 6 -- 6 . X. Li, M. C. Huang, and K. Shen, \"A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility,\" in Proceedings of the 2010 USENIX conference on USENIX annual technical conference, ser. USENIXATC'10, 2010, pp. 6--6."},{"key":"e_1_3_2_1_30_1","unstructured":"Los Alamos National Laboratory Reliability Data Sets. {Online}. Available: {http:\/\/institutes.lanl.gov\/data\/fdata\/}  Los Alamos National Laboratory Reliability Data Sets. {Online}. Available: {http:\/\/institutes.lanl.gov\/data\/fdata\/}"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_32_1","unstructured":"P. Rosenfeld et al \"DRAMSim2 \" http:\/\/www.ece.umd.edu\/dramsim\/.  P. Rosenfeld et al \"DRAMSim2 \" http:\/\/www.ece.umd.edu\/dramsim\/."},{"key":"e_1_3_2_1_33_1","first-page":"440","volume-title":"ISSCC'07","author":"Palmer R.","year":"2007","unstructured":"R. Palmer , a A 14mW 6.25Gb\/s Transceiver in 90nm CMOS for Serial Chip-to- Chip Communications ,\" in ISSCC'07 , 2007 , pp. 440 -- 614 . R. Palmer, aet al., \"A 14mW 6.25Gb\/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications,\" in ISSCC'07, 2007, pp. 440--614."},{"key":"e_1_3_2_1_34_1","volume-title":"Error-Control Coding for Computer Systems","author":"Rao T.","year":"1989","unstructured":"T. Rao and E. Fujiwara , Error-Control Coding for Computer Systems . Prentice Hall , 1989 . T. Rao and E. Fujiwara, Error-Control Coding for Computer Systems. Prentice Hall, 1989."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_36_1","unstructured":"Samsung Electronics Corporation \"Samsung Electronics Develops World's First Eight-Die Multi-Chip Package for Multimedia Cell Phones \" 2005 (Press release from http:\/\/www.samsung.com).  Samsung Electronics Corporation \"Samsung Electronics Develops World's First Eight-Die Multi-Chip Package for Multimedia Cell Phones \" 2005 (Press release from http:\/\/www.samsung.com)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.5"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1897816.1897844"},{"key":"e_1_3_2_1_39_1","unstructured":"Semiconductor Industries Association \"International Technology Roadmap for Semiconductors.\/Model for Assessment of CMOS Technologies and Roadmaps (MASTAR) http:\/\/www.itrs.net\/.\"  Semiconductor Industries Association \"International Technology Roadmap for Semiconductors.\/Model for Assessment of CMOS Technologies and Roadmaps (MASTAR) http:\/\/www.itrs.net\/.\""},{"key":"e_1_3_2_1_40_1","volume-title":"Tech. Rep.","author":"Simon H.","year":"2010","unstructured":"H. Simon , \"Exascale Challenges for the Computational Science Community,\" Lawrence Berkeley National Laboratory and UC Berkeley , Tech. Rep. , Oct. 2010 . H. Simon, \"Exascale Challenges for the Computational Science Community,\" Lawrence Berkeley National Laboratory and UC Berkeley, Tech. Rep., Oct. 2010."},{"key":"e_1_3_2_1_41_1","first-page":"190","article-title":"Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability\/Low-Cost Server Memory","author":"Slayman C.","year":"2006","unstructured":"C. Slayman , M. Ma , and S. Lindley , \" Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability\/Low-Cost Server Memory ,\" in Proceedings of the IEEE Integrated Reliability Workshop , 2006 , pp. 190 -- 193 . C. Slayman, M. Ma, and S. Lindley, \"Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability\/Low-Cost Server Memory,\" in Proceedings of the IEEE Integrated Reliability Workshop, 2006, pp. 190--193.","journal-title":"Proceedings of the IEEE Integrated Reliability Workshop"},{"key":"e_1_3_2_1_42_1","first-page":"6","volume-title":"Proceedings of the International Conference on Parallel Processing","author":"Smith B. J.","year":"1978","unstructured":"B. J. Smith , \" A Pipelined , Shared Resource MIMD Computer ,\" in Proceedings of the International Conference on Parallel Processing , 1978 , pp. 6 -- 8 . B. J. Smith, \"A Pipelined, Shared Resource MIMD Computer,\" in Proceedings of the International Conference on Parallel Processing, 1978, pp. 6--8."},{"key":"e_1_3_2_1_43_1","first-page":"1183","volume-title":"Proceedings of 2006 Asilomar Conference on Signals Systems and Computers","author":"Strukov D.","year":"2006","unstructured":"D. Strukov , \" The Area And Latency Tradeoffs Of Binary Bit-Parallelbch Decoders For Prospective Nanoelectronicmemories ,\" in Proceedings of 2006 Asilomar Conference on Signals Systems and Computers , Oct. 2006 , pp. 1183 -- 1187 . D. Strukov, \"The Area And Latency Tradeoffs Of Binary Bit-Parallelbch Decoders For Prospective Nanoelectronicmemories,\" in Proceedings of 2006 Asilomar Conference on Signals Systems and Computers, Oct. 2006, pp. 1183--1187."},{"key":"e_1_3_2_1_44_1","unstructured":"Tezzaron Semiconductor \"Soft Errors in Electronic Memory-A White Paper \" Tezzaron Semiconductor \" Technical Report 2004.  Tezzaron Semiconductor \"Soft Errors in Electronic Memory-A White Paper \" Tezzaron Semiconductor \" Technical Report 2004."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_48_1","volume-title":"High-Performance Computer Architecture (HPCA)","author":"Yoon D. H.","year":"2011","unstructured":"D. H. Yoon , : Protecting Non-Volatile Memory against both Hard and Soft Errors,\" in Proc. the Int'l Symp . High-Performance Computer Architecture (HPCA) , February 2011 . D. H. Yoon, et al., \"FREE-p: Protecting Non-Volatile Memory against both Hard and Soft Errors,\" in Proc. the Int'l Symp. High-Performance Computer Architecture (HPCA), February 2011."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/361147.361115"}],"event":{"name":"SC '11: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Seattle Washington","acronym":"SC '11"},"container-title":["Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2063384.2063445","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2063384.2063445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:07Z","timestamp":1750241167000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2063384.2063445"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11,12]]},"references-count":48,"alternative-id":["10.1145\/2063384.2063445","10.1145\/2063384"],"URL":"https:\/\/doi.org\/10.1145\/2063384.2063445","relation":{},"subject":[],"published":{"date-parts":[[2011,11,12]]},"assertion":[{"value":"2011-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}