{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T21:38:14Z","timestamp":1787780294981,"version":"build-2784847793"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,11,12]],"date-time":"2011-11-12T00:00:00Z","timestamp":1321056000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["7.03E+61"],"award-info":[{"award-number":["7.03E+61"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["1797.001"],"award-info":[{"award-number":["1797.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,11,12]]},"DOI":"10.1145\/2063384.2063455","type":"proceedings-article","created":{"date-parts":[[2011,11,8]],"date-time":"2011-11-08T13:32:09Z","timestamp":1320759129000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["MAximum Multicore POwer (MAMPO)"],"prefix":"10.1145","author":[{"given":"Karthik","family":"Ganesan","sequence":"first","affiliation":[{"name":"University of Texas at Austin, TX"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, TX"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Stuart Berke David Moss and Randy Randall. Understanding the challenges of delivering cost-effective high- efficiency power supplies. http:\/\/www.dell.com\/downloads\/global\/power\/ps2q07-20070270-PowerTCO.pdf May 2007.  Stuart Berke David Moss and Randy Randall. Understanding the challenges of delivering cost-effective high- efficiency power supplies. http:\/\/www.dell.com\/downloads\/global\/power\/ps2q07-20070270-PowerTCO.pdf May 2007."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2010.5444304"},{"key":"e_1_3_2_1_3_1","first-page":"1167","volume-title":"The Effect of Data Center Temperature on Energy Efficiency. 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems","author":"Patterson Michael K","year":"2008","unstructured":"Michael K Patterson . The Effect of Data Center Temperature on Energy Efficiency. 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems , 2008 . ITHERM 2008 Page(s): 1167 -- 1174 , May 2008. Michael K Patterson. The Effect of Data Center Temperature on Energy Efficiency. 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, 2008. ITHERM 2008 Page(s): 1167--1174, May 2008."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2008.4544394"},{"key":"e_1_3_2_1_5_1","unstructured":"http:\/\/www.softpedia.com\/get\/System\/Benchmarks\/CPU-Burnin.shtml.  http:\/\/www.softpedia.com\/get\/System\/Benchmarks\/CPU-Burnin.shtml."},{"key":"e_1_3_2_1_6_1","unstructured":"http:\/\/pages.sbcglobal.net\/redelm.  http:\/\/pages.sbcglobal.net\/redelm."},{"key":"e_1_3_2_1_7_1","unstructured":"Private Communication with Advanced Micro Devices (AMD) Design Engineer.  Private Communication with Advanced Micro Devices (AMD) Design Engineer."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854282"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658642"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_11_1","unstructured":"http:\/\/www.mersenne.org\/freesoft.  http:\/\/www.mersenne.org\/freesoft."},{"key":"e_1_3_2_1_12_1","volume-title":"Handbook of genetic algorithms","author":"Davis L D","year":"1991","unstructured":"L D Davis and Melanie Mitchel . Handbook of genetic algorithms . Van Nostrand Reinhold , 1991 . L D Davis and Melanie Mitchel. Handbook of genetic algorithms. Van Nostrand Reinhold, 1991."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302734"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400115"},{"key":"e_1_3_2_1_15_1","volume-title":"Lizy K John. Synthesizing Memory-Level Parallelism Aware Miniature Clones for SPEC CPU2006 and ImplantBench Workloads. International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Ganesan Karthik","year":"2010","unstructured":"Karthik Ganesan , Jungho Jo , and Lizy K John. Synthesizing Memory-Level Parallelism Aware Miniature Clones for SPEC CPU2006 and ImplantBench Workloads. International Symposium on Performance Analysis of Systems and Software (ISPASS) , March 2010 . Karthik Ganesan, Jungho Jo, and Lizy K John. Synthesizing Memory-Level Parallelism Aware Miniature Clones for SPEC CPU2006 and ImplantBench Workloads. International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088164"},{"key":"e_1_3_2_1_17_1","first-page":"2006","author":"Bell Jr Robert H.","year":"2006","unstructured":"Jr Robert H. Bell , Rajiv R. Bhatia , Lizy K. John , Jeff Stuecheli , John Griswell , Paul Tu , Louis Capps , Anton Blanchard , and Ravel Thai . Automatic Testcase Synthesis and Performance Model Validation for High Performance Power PC Processors . IEEE International Symposium on Performance Analysis of Systems and Software ( ISPASS 2006 ), March 2006 . Jr Robert H. Bell, Rajiv R. Bhatia, Lizy K. John, Jeff Stuecheli, John Griswell, Paul Tu, Louis Capps, Anton Blanchard, and Ravel Thai. Automatic Testcase Synthesis and Performance Model Validation for High Performance PowerPC Processors. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2006), March 2006.","journal-title":"ISPASS"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454138"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/224170.224399"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/369028.369047"},{"key":"e_1_3_2_1_23_1","first-page":"241","volume-title":"Sixth International Symposium on High-Performance Computer Architecture (HPCA 2000","author":"Haungs","year":"2000","unstructured":"Haungs M, Sallee P, and Farrens M . Branch transition rate: a new metric for improved branchclassification analysis . Sixth International Symposium on High-Performance Computer Architecture (HPCA 2000 ), Volume, Issue , 2000 Page(s): 241 -- 225 , January 2000. Haungs M, Sallee P, and Farrens M. Branch transition rate: a new metric for improved branchclassification analysis. Sixth International Symposium on High-Performance Computer Architecture (HPCA 2000), Volume, Issue, 2000 Page(s):241--25, January 2000."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_27_1","volume-title":"Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In Proceedings of MICRO 35","author":"Wang Hangsheng","year":"2002","unstructured":"Hangsheng Wang , Xinping Zhu , Li-Shiuan Peh , and Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In Proceedings of MICRO 35 , Istanbul, Turkey , November 2002 . Hangsheng Wang, Xinping Zhu, Li-Shiuan Peh, and Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In Proceedings of MICRO 35, Istanbul, Turkey, November 2002."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161057"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.20"},{"key":"e_1_3_2_1_31_1","volume-title":"Bircher and Lizy K. John. Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events. International Symposium on Performance Analysis of Systems and Software","author":"Lloyd W.","year":"2007","unstructured":"W. Lloyd Bircher and Lizy K. John. Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events. International Symposium on Performance Analysis of Systems and Software , April 2007 . W. Lloyd Bircher and Lizy K. John. Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events. International Symposium on Performance Analysis of Systems and Software, April 2007."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736182"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2202"},{"key":"e_1_3_2_1_34_1","volume-title":"2002 IEEE International Workshop on Workload Characterization","author":"Sorenson E. S.","year":"2002","unstructured":"E. S. Sorenson and J. K. Flanagan . Evaluating synthetic trace models using locality surfaces. 2002. WWC-5 . 2002 IEEE International Workshop on Workload Characterization , November 2002 . E. S. Sorenson and J. K. Flanagan. Evaluating synthetic trace models using locality surfaces. 2002. WWC-5. 2002 IEEE International Workshop on Workload Characterization, November 2002."},{"key":"e_1_3_2_1_35_1","volume-title":"Workshop on SoC Architecture, Accelerators and Workloads, held in conjunction with HPCA-17","author":"John Lizy","year":"2011","unstructured":"Lizy John , Jungho Jo , and Karthik Ganesan . Workload Synthesis for a Communications SoC . In Workshop on SoC Architecture, Accelerators and Workloads, held in conjunction with HPCA-17 , San Antonio, Texas , Feb 2011 . Lizy John, Jungho Jo, and Karthik Ganesan. Workload Synthesis for a Communications SoC. In Workshop on SoC Architecture, Accelerators and Workloads, held in conjunction with HPCA-17, San Antonio, Texas, Feb 2011."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.57"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_3_2_1_39_1","author":"Vishwanath R.","year":"2000","unstructured":"R. Vishwanath , V. Wakharkar , A. Watwe , and V. Lebonheur . Thermal performance challenges from silicon to systems. Intel Technology Journal , 2000 . R. Vishwanath, V. Wakharkar, A. Watwe, and V. Lebonheur. Thermal performance challenges from silicon to systems. Intel Technology Journal, 2000.","journal-title":"Thermal performance challenges from silicon to systems. Intel Technology Journal"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822802"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217602"}],"event":{"name":"SC '11: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Seattle Washington","acronym":"SC '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2063384.2063455","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2063384.2063455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:07Z","timestamp":1750241167000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2063384.2063455"}},"subtitle":["an automatic multithreaded synthetic power virus generation framework for multicore systems"],"short-title":[],"issued":{"date-parts":[[2011,11,12]]},"references-count":40,"alternative-id":["10.1145\/2063384.2063455","10.1145\/2063384"],"URL":"https:\/\/doi.org\/10.1145\/2063384.2063455","relation":{},"subject":[],"published":{"date-parts":[[2011,11,12]]},"assertion":[{"value":"2011-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}