{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:17Z","timestamp":1763468057028,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0403674 and CCF-0726602"],"award-info":[{"award-number":["CCF-0403674 and CCF-0726602"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2011,12]]},"abstract":"<jats:p>Aggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the intended operational characteristics. Without careful mitigation, component yield rates will fall, potentially negating the economic benefits of scaling. The fine-grained reconfigurability inherent in FPGAs is a powerful tool that can allow us to drop the stringent requirement that every device be fabricated perfectly in order for a component to be useful. To exploit inherent FPGA reconfigurability while avoiding full CAD mapping, we propose lightweight techniques compatible with the current single bitstream model that can avoid defective devices, reducing yield loss at high defect rates. In particular, by embedding testing operations and alternative path configurations into the bitstream, each FPGA can avoid defects by making only simple, greedy decisions at bitstream load time. With 20% additional tracks above the minimum routable channel width, routes can tolerate 0.01% switch and wire defect rates, raising yield from essentially 0% to near 100%.<\/jats:p>","DOI":"10.1145\/2068716.2068719","type":"journal-article","created":{"date-parts":[[2011,12,27]],"date-time":"2011-12-27T15:22:22Z","timestamp":1324999342000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Choose-your-own-adventure routing"],"prefix":"10.1145","volume":"4","author":[{"given":"Raphael","family":"Rubin","sequence":"first","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA"}]},{"given":"Andr\u00e9","family":"Dehon","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA"}]}],"member":"320","published-online":{"date-parts":[[2011,12,28]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"2005. International technology roadmap for semiconductors. &lt;http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm&gt;.  2005. International technology roadmap for semiconductors. &lt;http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm&gt;."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228372"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_2_1_4_1","unstructured":"Betz V. 1999. VPR and T-VPack: Versatile packing placement and routing for FPGAs. &lt;http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html&gt;. Version 4.30.  Betz V. 1999. VPR and T-VPack: Versatile packing placement and routing for FPGAs. &lt;http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html&gt;. Version 4.30."},{"key":"e_1_2_1_5_1","unstructured":"Betz V. and Rose J. 1999. FPGA place-and-route challenge. &lt;http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html&gt;.  Betz V. and Rose J. 1999. FPGA place-and-route challenge. &lt;http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html&gt;."},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers Norwell MA.   Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers Norwell MA.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications.","author":"Campregher N.","key":"e_1_2_1_8_1","unstructured":"Campregher , N. , Cheung , P. Y. K. , Constantinides , G. A. , and Vasilko , M . 2005. Yield modelling and yield enhancement for FPGAs using fault tolerance schemes . In Proceedings of the International Conference on Field-Programmable Logic and Applications. Campregher, N., Cheung, P. Y. K., Constantinides, G. A., and Vasilko, M. 2005. Yield modelling and yield enhancement for FPGAs using fault tolerance schemes. In Proceedings of the International Conference on Field-Programmable Logic and Applications."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications.","author":"Campregher N.","key":"e_1_2_1_9_1","unstructured":"Campregher , N. , Cheung , P. Y. K. , Constantinides , G. A. , and Vasilko , M . 2006. Reconfiguration and fine-grained redundancy for fault tolerance in FPGAs . In Proceedings of the International Conference on Field-Programmable Logic and Applications. Campregher, N., Cheung, P. Y. K., Constantinides, G. A., and Vasilko, M. 2006. Reconfiguration and fine-grained redundancy for fault tolerance in FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications."},{"key":"e_1_2_1_10_1","first-page":"498","article-title":"Implementation of redundancy for a programmable logic device","volume":"5","author":"Cliff R. G.","year":"1996","unstructured":"Cliff , R. G. , Raman , R. , and Reddy , S. T. 1996 . Implementation of redundancy for a programmable logic device . United States Patent Number 5 , 498 ,975. Cliff, R. G., Raman, R., and Reddy, S. T. 1996. Implementation of redundancy for a programmable logic device. United States Patent Number 5,498,975.","journal-title":"United States Patent Number"},{"volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 116--123","author":"Culbertson W. B.","key":"e_1_2_1_11_1","unstructured":"Culbertson , W. B. , Amerson , R. , Carter , R. , Kuekes , P. , and Snider , G . 1997. Defect tolerance on the TERAMAC custom computer . In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 116--123 . Culbertson, W. B., Amerson, R., Carter, R., Kuekes, P., and Snider, G. 1997. Defect tolerance on the TERAMAC custom computer. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 116--123."},{"volume-title":"Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE Computer Society","author":"Emmert J. M.","key":"e_1_2_1_12_1","unstructured":"Emmert , J. M. and Cheatham , J. A . 2001. On-Line incremental routing for interconnect fault tolerance in FPGAs minus the router . In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE Computer Society , Los Alamitos, CA, 149--157. Emmert, J. M. and Cheatham, J. A. 2001. On-Line incremental routing for interconnect fault tolerance in FPGAs minus the router. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE Computer Society, Los Alamitos, CA, 149--157."},{"volume-title":"Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices.","author":"Guccione S.","key":"e_1_2_1_13_1","unstructured":"Guccione , S. , Levi , D. , and Sundararajan , P . 1999. JBits: Java based interface for reconfigurable computing . In Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices. Guccione, S., Levi, D., and Sundararajan, P. 1999. JBits: Java based interface for reconfigurable computing. In Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices."},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604","author":"Katsuki K.","key":"e_1_2_1_14_1","unstructured":"Katsuki , K. , Kotani , M. , Kobayashi , K. , and Onodera , H . 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array . In Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604 . Katsuki, K., Kotani, M., Kobayashi, K., and Onodera, H. 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array. In Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275125"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329205"},{"key":"e_1_2_1_17_1","first-page":"965","article-title":"Programmable logic device with redundant circuitry","volume":"6","author":"Lane C.","year":"2005","unstructured":"Lane , C. , Zaveri , K. , Yi , H. , Powell , G. , Leventis , P. , Jefferson , D. , Lewis , D. , Nyguen , T. , Santurkar , V. , Chan , M. , Lee , A. , Johnson , B. , and Cashman , D. 2005 . Programmable logic device with redundant circuitry . United States Patent Number 6 , 965 ,249. Lane, C., Zaveri, K., Yi, H., Powell, G., Leventis, P., Jefferson, D., Lewis, D., Nyguen, T., Santurkar, V., Chan, M., Lee, A., Johnson, B., and Cashman, D. 2005. Programmable logic device with redundant circuitry. United States Patent Number 6,965,249.","journal-title":"United States Patent Number"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331899"},{"key":"e_1_2_1_20_1","first-page":"034","article-title":"Redundancy circuitry for logic circuits","volume":"6","author":"McClintock C.","year":"2000","unstructured":"McClintock , C. , Lee , A. L. , and Cliff , R. G. 2000 . Redundancy circuitry for logic circuits . United States Patent Number 6 , 034 ,536. McClintock, C., Lee, A. L., and Cliff, R. G. 2000. Redundancy circuitry for logic circuits. United States Patent Number 6,034,536.","journal-title":"United States Patent Number"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"volume-title":"The Cave of Time","author":"Packard E.","key":"e_1_2_1_22_1","unstructured":"Packard , E. 1979. The Cave of Time . Bantam Books . Packard, E. 1979. The Cave of Time. Bantam Books."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508133"},{"volume-title":"Proc. Int. Test Conf. 1120--1129","author":"Saxena J.","key":"e_1_2_1_24_1","unstructured":"Saxena , J. , Butler , K. M. , Gatt , J. , Raghuraman , R. , Kumar , S. P. , Basu , S. , Campbell , D. J. , and Berech , J . 2002. Scan-Based transition fault testing - Implementation and low cost test challenges . Proc. Int. Test Conf. 1120--1129 . Saxena, J., Butler, K. M., Gatt, J., Raghuraman, R., Kumar, S. P., Basu, S., Campbell, D. J., and Berech, J. 2002. Scan-Based transition fault testing - Implementation and low cost test challenges. Proc. Int. Test Conf. 1120--1129."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1371579.1371582"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344677"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 5th Canadian Workshop on Field Programmable Devices.","author":"Tessier R.","year":"1998","unstructured":"Tessier , R. 1998 . Negotiated A* routing for FPGAs . In Proceedings of the 5th Canadian Workshop on Field Programmable Devices. Tessier, R. 1998. Negotiated A* routing for FPGAs. In Proceedings of the 5th Canadian Workshop on Field Programmable Devices."},{"key":"e_1_2_1_30_1","first-page":"251","article-title":"Structures and methods of overcoming localized defects in programmable integrated circuits by routing during the programming thereof","volume":"7","author":"Trimberger S. M.","year":"2007","unstructured":"Trimberger , S. M. 2007 . Structures and methods of overcoming localized defects in programmable integrated circuits by routing during the programming thereof . United States Patent Number 7 , 251 ,804. Trimberger, S. M. 2007. Structures and methods of overcoming localized defects in programmable integrated circuits by routing during the programming thereof. United States Patent Number 7,251,804.","journal-title":"United States Patent Number"},{"key":"e_1_2_1_31_1","first-page":"424","article-title":"Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits","volume":"7","author":"Trimberger S. M.","year":"2008","unstructured":"Trimberger , S. M. 2008 . Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits . United States Patent Number 7 , 424 ,655. Trimberger, S. M. 2008. Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits. United States Patent Number 7,424,655.","journal-title":"United States Patent Number"},{"key":"e_1_2_1_32_1","first-page":"817","article-title":"Application-Specific testing methods for programmable logic devices","volume":"6","author":"Wells R. W.","year":"2004","unstructured":"Wells , R. W. , Ling , Z.-M. , Patrie , R. D. , Tong , V. L. , Cho , J. , and Toutounchi , S. 2004 . Application-Specific testing methods for programmable logic devices . United States Patent Number 6 , 817 ,006. Wells, R. W., Ling, Z.-M., Patrie, R. D., Tong, V. L., Cho, J., and Toutounchi, S. 2004. Application-Specific testing methods for programmable logic devices. United States Patent Number 6,817,006.","journal-title":"United States Patent Number"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology. 17--23","author":"Wong J. S. J.","key":"e_1_2_1_33_1","unstructured":"Wong , J. S. J. , Sedcole , P. , and Cheung , P. Y. K. 2007. Self-Characterization of combinatorial circuit delays in FPGAs . In Proceedings of the International Conference on Field-Programmable Technology. 17--23 . Wong, J. S. J., Sedcole, P., and Cheung, P. Y. K. 2007. Self-Characterization of combinatorial circuit delays in FPGAs. In Proceedings of the International Conference on Field-Programmable Technology. 17--23."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.486270"},{"key":"e_1_2_1_35_1","unstructured":"Xilinx Inc. 1996. XC6200 FPGA advanced product specification Version 1.0 Ed. Xilinx Inc. 2100 Logic Drive San Jose CA.  Xilinx Inc. 1996. XC6200 FPGA advanced product specification Version 1.0 Ed. Xilinx Inc. 2100 Logic Drive San Jose CA."},{"key":"e_1_2_1_36_1","unstructured":"Xilinx Inc. 2005a. Xilinx Virtex-4 family overview. Xilinx Inc. 2100 Logic Drive San Jose CA. &lt;http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds112.pdf&gt;.  Xilinx Inc. 2005a. Xilinx Virtex-4 family overview. Xilinx Inc. 2100 Logic Drive San Jose CA. &lt;http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds112.pdf&gt;."},{"key":"e_1_2_1_37_1","unstructured":"Xilinx Inc. 2005b. Virtex FPGA series configuration and readback. Xilinx Inc. 2100 Logic Drive San Jose CA. &lt;http:\/\/www.xilinx.com\/bvdocs\/appnotes\/xapp138.pdf&gt;.  Xilinx Inc. 2005b. Virtex FPGA series configuration and readback. Xilinx Inc. 2100 Logic Drive San Jose CA. &lt;http:\/\/www.xilinx.com\/bvdocs\/appnotes\/xapp138.pdf&gt;."},{"key":"e_1_2_1_38_1","unstructured":"Xilinx Inc. 2008. Virtex-5 FPGA Configuration User Guide. Xilinx Inc. 2100 Logic Drive San Jose CA. &lt;http:\/\/www.xilinx.com\/bvdocs\/userguides\/ug191.pdf&gt;.  Xilinx Inc. 2008. Virtex-5 FPGA Configuration User Guide. Xilinx Inc. 2100 Logic Drive San Jose CA. &lt;http:\/\/www.xilinx.com\/bvdocs\/userguides\/ug191.pdf&gt;."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology. 189--196","author":"Yu A. J.","key":"e_1_2_1_39_1","unstructured":"Yu , A. J. and Lemieux , G. G . 2005. FPGA defect tolerance: Impact of granularity . In Proceedings of the International Conference on Field-Programmable Technology. 189--196 . Yu, A. J. and Lemieux, G. G. 2005. FPGA defect tolerance: Impact of granularity. In Proceedings of the International Conference on Field-Programmable Technology. 189--196."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2068716.2068719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2068716.2068719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:24Z","timestamp":1750240464000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2068716.2068719"}},"subtitle":["Lightweight load-time defect avoidance"],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,12]]}},"alternative-id":["10.1145\/2068716.2068719"],"URL":"https:\/\/doi.org\/10.1145\/2068716.2068719","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2011,12]]},"assertion":[{"value":"2009-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}