{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:31Z","timestamp":1750307191348,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,8,13]],"date-time":"2011-08-13T00:00:00Z","timestamp":1313193600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60863004"],"award-info":[{"award-number":["60863004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005273","name":"Natural Science Foundation of Yunnan Province","doi-asserted-by":"publisher","award":["2009CD041"],"award-info":[{"award-number":["2009CD041"]}],"id":[{"id":"10.13039\/501100005273","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,8,13]]},"DOI":"10.1145\/2071639.2071666","type":"proceedings-article","created":{"date-parts":[[2011,12,5]],"date-time":"2011-12-05T17:50:15Z","timestamp":1323107415000},"page":"107-112","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and compute of real-time signal flow delay for network on-chip"],"prefix":"10.1145","author":[{"given":"Wang","family":"Jian-ping","sequence":"first","affiliation":[{"name":"University of Science and Technology, Kunming China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Yun-sheng","sequence":"additional","affiliation":[{"name":"Kunming University of Science and Technology, Kunming China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huang","family":"Hong-xia","sequence":"additional","affiliation":[{"name":"Southwest Forestry University, Kunming China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Guo","sequence":"additional","affiliation":[{"name":"Kunming University of Science and Technology, Kunming China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,8,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"2840","volume-title":"IEEE Congress on Evolutionary Computation, SEP 02-05","year":"2005","unstructured":"Rzadca, K; Seredynski, F : Heterogeneous multiprocessor scheduling with differential evolution , IEEE Congress on Evolutionary Computation, SEP 02-05 , 2005 Edinburgh SCOTLAND , p 2840 -- 2847 . Rzadca, K; Seredynski, F: Heterogeneous multiprocessor scheduling with differential evolution, IEEE Congress on Evolutionary Computation, SEP 02-05, 2005 Edinburgh SCOTLAND, p2840--2847."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(94)90080-9"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-009-0308-3"},{"key":"e_1_3_2_1_4_1","first-page":"61","volume-title":"Guaranteeing the quality of services in networks on chip","author":"Goossens Kees","year":"2003","unstructured":"Kees Goossens , John Dielissen , Jef van Meerbergen , Peter Poplavko , Andrei Radulescu , Edwin Rijpkema , Erwin Waterlander , and Paul Wielage . Guaranteeing the quality of services in networks on chip . pages 61 -- 82 , 2003 . Kees Goossens, John Dielissen, Jef van Meerbergen, Peter Poplavko, Andrei Radulescu, Edwin Rijpkema, Erwin Waterlander, and Paul Wielage. Guaranteeing the quality of services in networks on chip. pages 61--82, 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"Giovanni De Micheli","author":"Moonen Arno","year":"2007","unstructured":"Arno Moonen , Chris Bartels , Marco Bekooij , Ren\u00e9 van denBerg , Harpreet Bhullar , Kees Goossens , Patrick Groeneveld , JosHuiskens, and Jef van Meerbergen . Comparison of an Aetherealnetwork on chip and traditional interconnects - two case studies . In Giovanni De Micheli , Salvador Mir, and Ricardo Reis, editors, VLSI-SoC: Research Trends in VLSI and Systems on Chip, number 249 in IFIP International Federation for Information Processing. Springer , 2007 . Arno Moonen, Chris Bartels, Marco Bekooij, Ren\u00e9 van denBerg, Harpreet Bhullar, Kees Goossens, Patrick Groeneveld, JosHuiskens, and Jef van Meerbergen. Comparison of an Aetherealnetwork on chip and traditional interconnects - two case studies. In Giovanni De Micheli, Salvador Mir, and Ricardo Reis, editors, VLSI-SoC: Research Trends in VLSI and Systems on Chip, number 249 in IFIP International Federation for Information Processing. Springer, 2007."},{"key":"e_1_3_2_1_6_1","first-page":"78","volume-title":"IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing","author":"Wiklund Daniel","unstructured":"Daniel Wiklund and Dake Liu . Socbus : Switched network on chipfor hard real time embedded systems . In IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing , page 78 .1, Washington, DC, USA, 2003. IEEE Computer Society. Daniel Wiklund and Dake Liu. Socbus: Switched network on chipfor hard real time embedded systems. In IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing, page 78.1, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.36"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.53013"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018998524196"},{"key":"e_1_3_2_1_12_1","first-page":"1731","volume-title":"Analysis of Signal Timing Sequence Flow Chart on the Parallel and Distribute Control Network, Control and Decision","author":"Jian-Ping Wang","year":"2010","unstructured":"Wang Jian-Ping , Zhang Yun-Sheng , Analysis of Signal Timing Sequence Flow Chart on the Parallel and Distribute Control Network, Control and Decision , p1727~ 1731 , 2010 , 11 Wang Jian-Ping, Zhang Yun-Sheng, Analysis of Signal Timing Sequence Flow Chart on the Parallel and Distribute Control Network, Control and Decision, p1727~1731, 2010, 11"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2009.06.003"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/646787.703896"}],"event":{"name":"ICCC '11: 2011 International Conference on Innovative Computing and Cloud Computing","sponsor":["ACM Wuhan Chapter ACM Wuhan Chapter","Wuhan Univ. Wuhan University, China"],"location":"Wuhan China","acronym":"ICCC '11"},"container-title":["Proceedings of the 2011 International Conference on Innovative Computing and Cloud Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2071639.2071666","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2071639.2071666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:56Z","timestamp":1750241156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2071639.2071666"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,13]]},"references-count":13,"alternative-id":["10.1145\/2071639.2071666","10.1145\/2071639"],"URL":"https:\/\/doi.org\/10.1145\/2071639.2071666","relation":{},"subject":[],"published":{"date-parts":[[2011,8,13]]},"assertion":[{"value":"2011-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}