{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T07:31:01Z","timestamp":1775633461697,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,4]],"date-time":"2011-12-04T00:00:00Z","timestamp":1322956800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,4]]},"DOI":"10.1145\/2076501.2076508","type":"proceedings-article","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T19:06:49Z","timestamp":1323198409000},"page":"31-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip"],"prefix":"10.1145","author":[{"given":"Debora","family":"Matos","sequence":"first","affiliation":[{"name":"UFRGS Institute of Informatics, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vittorio","family":"Zaccaria","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cezar","family":"Reinbrecht","sequence":"additional","affiliation":[{"name":"UFRGS Institute of Informatics, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[{"name":"UFRGS Institute of Informatics, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[{"name":"UFRGS Institute of Informatics, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally William","year":"2003","unstructured":"William Dally and Brian Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . William Dally and Brian Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"The Journal of Supercomputing","author":"Lai G.","year":"2011","unstructured":"G. Lai and X. Lin . Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique . The Journal of Supercomputing , pages 1 -- 20 , 2011 . 10.1007\/s11227-011-0599-z. G. Lai and X. Lin. Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique. The Journal of Supercomputing, pages 1--20, 2011. 10.1007\/s11227-011-0599-z."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356869"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429959"},{"key":"e_1_3_2_1_6_1","first-page":"277","volume-title":"Asia and South Pacific Design Automation Conference- ASPDAC","author":"Yan S.","year":"2008","unstructured":"S. Yan and B. Lin . Application-specific network-on-chip architecture synthesis based on set partions and steiner trees . In Asia and South Pacific Design Automation Conference- ASPDAC , pages 277 -- 282 , 2008 . S. Yan and B. Lin. Application-specific network-on-chip architecture synthesis based on set partions and steiner trees. In Asia and South Pacific Design Automation Conference- ASPDAC, pages 277--282, 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899847"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/645825.668937"},{"key":"e_1_3_2_1_9_1","unstructured":"Hotspot 5.0 - http:\/\/lava.cs.virginia.edu\/hotspot.  Hotspot 5.0 - http:\/\/lava.cs.virginia.edu\/hotspot."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051966"},{"key":"e_1_3_2_1_12_1","unstructured":"Predictive technology model http:\/\/ptm.asu.edu\/.  Predictive technology model http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509701"}],"event":{"name":"NoCArc '11: 4th International Workshop on Network on Chip Architectures","location":"Porto Alegre Brazil","acronym":"NoCArc '11"},"container-title":["Proceedings of the 4th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2076501.2076508","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2076501.2076508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:24Z","timestamp":1750240104000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2076501.2076508"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,4]]},"references-count":13,"alternative-id":["10.1145\/2076501.2076508","10.1145\/2076501"],"URL":"https:\/\/doi.org\/10.1145\/2076501.2076508","relation":{},"subject":[],"published":{"date-parts":[[2011,12,4]]},"assertion":[{"value":"2011-12-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}