{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:25:21Z","timestamp":1750307121386,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,4]],"date-time":"2011-12-04T00:00:00Z","timestamp":1322956800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["FP7-ICT-248972"],"award-info":[{"award-number":["FP7-ICT-248972"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,4]]},"DOI":"10.1145\/2076501.2076509","type":"proceedings-article","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T19:06:49Z","timestamp":1323198409000},"page":"37-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Contrasting multi-synchronous MPSoC design styles for fine-grained clock domain partitioning"],"prefix":"10.1145","author":[{"given":"H. F.","family":"Tatenguem","sequence":"first","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}]},{"given":"D.","family":"Ludovici","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}]},{"given":"A.","family":"Strano","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}]},{"given":"D.","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}]},{"given":"H.","family":"Reinig","sequence":"additional","affiliation":[{"name":"Intel Mobile Communications, Munich, Germany"}]}],"member":"320","published-online":{"date-parts":[[2011,12,4]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"33","article-title":"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration","author":"Thonnart Y.","year":"2010","unstructured":"Y. Thonnart , P. Vivet , F. Clermidy , \" A Fully-Asynchronous Low-Power Framework for GALS NoC Integration \", DATE 2010 , pp. 33 -- 38 , 2010. Y. Thonnart, P. Vivet, F. Clermidy, \"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration\", DATE 2010, pp.33--38, 2010.","journal-title":"DATE"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"e_1_3_2_1_3_1","volume-title":"Int. Symp. on High-Performance Computer Architecture","author":"Kim W.","year":"2008","unstructured":"W. Kim , M. S. Gupta , G. Y. Wei and D. Brooks , \" System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators \", Int. Symp. on High-Performance Computer Architecture , 2008 . W. Kim, M. S. Gupta, G. Y. Wei and D. Brooks, \"System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators\", Int. Symp. on High-Performance Computer Architecture, 2008."},{"key":"e_1_3_2_1_4_1","first-page":"2002","article-title":"Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparison","author":"Cummings C.","year":"2002","unstructured":"C. Cummings , P. Alfke , \" Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparison \", SNUG- 2002 , San Jos\u00e8, CA, 2002 . C. Cummings, P. Alfke, \"Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparison\", SNUG-2002, San Jos\u00e8, CA, 2002.","journal-title":"SNUG-"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.14"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.917781"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.14"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.149"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/289927"},{"key":"e_1_3_2_1_12_1","first-page":"139","volume-title":"Symp. on Networks-on-Chip","author":"Panades I. M.","year":"2008","unstructured":"I. M. Panades , F. Clermidy , P. Vivet , A. Greiner , \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\" ACM\/IEEE Int . Symp. on Networks-on-Chip , pp. 139 -- 148 , 2008 . I. M. Panades, F. Clermidy, P. Vivet, A. Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\" ACM\/IEEE Int. Symp. on Networks-on-Chip, pp.139--148, 2008."},{"key":"e_1_3_2_1_13_1","volume-title":"Networks of the Tilera Multicore Processor\" book","author":"Wentzlaff D.","year":"2011","unstructured":"D. Wentzlaff , \" Networks of the Tilera Multicore Processor\" book chapter from \"Designing Network On-Chip Architectures in the Nanoscale Era\", edited by J. Flich and D. Bertozzi, CRC Press , 2011 . D. Wentzlaff et al., \"Networks of the Tilera Multicore Processor\" book chapter from \"Designing Network On-Chip Architectures in the Nanoscale Era\", edited by J. Flich and D. Bertozzi, CRC Press, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1930037.1930045"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.22"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of SAMOS","author":"Strano A.","year":"2010","unstructured":"A. Strano , D. Ludovici , D. Bertozzi , \" A Library of Dual-Clock FIFOs for Cost-Effective and Flexible MPSoCs \" , Proc. of SAMOS 2010 . A. Strano, D. Ludovici, D. Bertozzi, \"A Library of Dual-Clock FIFOs for Cost-Effective and Flexible MPSoCs \", Proc. of SAMOS 2010."},{"key":"e_1_3_2_1_18_1","first-page":"679","volume-title":"Proceedings of Design, Automation and Test in Europe 2010 (DATE)","author":"Ludovici D.","unstructured":"D. Ludovici and A. Strano and G. N. Gaydadjiev and L. Benini and D. Bertozzi , \" Design Space Exploration of a Mesochronous Link for Cost-Effective and Flexible GALS NOCs \", Proceedings of Design, Automation and Test in Europe 2010 (DATE) , pp. 679 -- 684 . D. Ludovici and A. Strano and G. N. Gaydadjiev and L. Benini and D. Bertozzi, \"Design Space Exploration of a Mesochronous Link for Cost-Effective and Flexible GALS NOCs\", Proceedings of Design, Automation and Test in Europe 2010 (DATE), pp. 679--684."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645222"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785485"},{"key":"e_1_3_2_1_21_1","unstructured":"M. Krstic X. Fan C. Wolf A. Strano D. Bertozzi \"Deliverable D29 - Test and Measurement Report of Moonrake Chip\" Galaxy Project - www.galaxy-project.org.  M. Krstic X. Fan C. Wolf A. Strano D. Bertozzi \"Deliverable D29 - Test and Measurement Report of Moonrake Chip\" Galaxy Project - www.galaxy-project.org."}],"event":{"name":"NoCArc '11: 4th International Workshop on Network on Chip Architectures","acronym":"NoCArc '11","location":"Porto Alegre Brazil"},"container-title":["Proceedings of the 4th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2076501.2076509","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2076501.2076509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:24Z","timestamp":1750240104000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2076501.2076509"}},"subtitle":["the full-HD video playback case study"],"short-title":[],"issued":{"date-parts":[[2011,12,4]]},"references-count":21,"alternative-id":["10.1145\/2076501.2076509","10.1145\/2076501"],"URL":"https:\/\/doi.org\/10.1145\/2076501.2076509","relation":{},"subject":[],"published":{"date-parts":[[2011,12,4]]},"assertion":[{"value":"2011-12-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}