{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:53Z","timestamp":1750307213297,"version":"3.41.0"},"reference-count":12,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2011,12,19]],"date-time":"2011-12-19T00:00:00Z","timestamp":1324252800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2011,12,19]]},"abstract":"<jats:p>This paper presents a new Radar-based recognition system, which is able to identify obstacles during a vehicle movement. Obstacles recognition gives the benefits of avoiding false alarms and allows generating alarms that take into account the identification of the obstacle in front of the vehicle. In this paper, we first identify hotspots in the target recognition application. Then, we propose an optimized version of the multiple target recognition algorithm to respect the real time constraints of the application while simplifying the underlying hardware platform. We also propose a flexible embedded architecture with hardware accelerator that supports the proposed algorithm. Using a low cost FPGA-based System-on-Chip, our system is able to detect and recognize more than 10 obstacles of different types in a time limit of 25 mSec.<\/jats:p>","DOI":"10.1145\/2082156.2082170","type":"journal-article","created":{"date-parts":[[2011,12,27]],"date-time":"2011-12-27T15:22:22Z","timestamp":1324999342000},"page":"56-59","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Embedded architecture with hardware accelerator for target recognition in driver assistance system"],"prefix":"10.1145","volume":"39","author":[{"given":"Haisheng","family":"Liu","sequence":"first","affiliation":[{"name":"Universit\u00e9 de valenciennes, le Mont-Houy, Valenciennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Smail","family":"Niar","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de valenciennes, le Mont-Houy, Valenciennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yassin","family":"El-Hillali","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de valenciennes, le Mont-Houy, Valenciennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atika","family":"Rivenq","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de valenciennes, le Mont-Houy, Valenciennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12,19]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"3","article-title":"Autovision -- a run-time reconfigurable mpsoc architecture for future driver assistance systems","volume":"49","author":"Claus C.","year":"2007","journal-title":"Information Technology"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-005-3922-2"},{"volume-title":"Automotive image recognition processor imapcar. NEC technical journal ISSN 1880-5884 1, 5 (Dec","year":"2006","author":"Hiroto H.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580166"},{"key":"e_1_2_1_5_1","first-page":"1735","article-title":"Asic approaches for vision-based vehicle guidance","volume":"12","author":"Masaki I","year":"1993","journal-title":"IEICE Transactions on Electronics E76-C"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2009.26"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.387"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2003.821292"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20041147"},{"volume-title":"Xilinx microblaze processor reference guide, ug081 (v11.0). Embedded Development Kit EDK 12.1 (Sep. 14","year":"2000","author":"Xilinx","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","unstructured":"Xilinx. Xilinx ug534 ml605 hardware user guide ug534 (v1.4).  Xilinx. Xilinx ug534 ml605 hardware user guide ug534 (v1.4)."},{"key":"e_1_2_1_12_1","unstructured":"Xilinx. Xilinx virtex-6 fpga configuration user guide ug360 (v3.2).  Xilinx. Xilinx virtex-6 fpga configuration user guide ug360 (v3.2)."}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2082156.2082170","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2082156.2082170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:42Z","timestamp":1750241202000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2082156.2082170"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,19]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,12,19]]}},"alternative-id":["10.1145\/2082156.2082170"],"URL":"https:\/\/doi.org\/10.1145\/2082156.2082170","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2011,12,19]]},"assertion":[{"value":"2011-12-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}