{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:26Z","timestamp":1772725526507,"version":"3.50.1"},"reference-count":26,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Government and European ERDF","award":["TIN2007-60625TIN2010-21291-C02-01"],"award-info":[{"award-number":["TIN2007-60625TIN2010-21291-C02-01"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>Hardware data prefetch is a very well known technique for hiding memory latencies. However, in a multicore system fitted with a shared Last-Level Cache (LLC), prefetch induced by a core consumes common resources such as shared cache space and main memory bandwidth. This may degrade the performance of other cores and even the overall system performance unless the prefetch aggressiveness of each core is controlled from a system standpoint. On the other hand, LLCs in commercial chip multiprocessors are more and more frequently organized in independent banks. In this contribution, we target for the first time prefetch in a banked LLC organization and propose ABS, a low-cost controller with a hill-climbing approach that runs stand-alone at each LLC bank without requiring inter-bank communication. Using multiprogrammed SPEC2K6 workloads, our analysis shows that the mechanism improves both user-oriented metrics (Harmonic Mean of Speedups by 27% and Fairness by 11%) and system-oriented metrics (Weighted Speedup increases 22% and Memory Bandwidth Consumption decreases 14%) over an eight-core baseline system that uses aggressive sequential prefetch with a fixed degree. Similar conclusions can be drawn by varying the number of cores or the LLC size, when running parallel applications, or when other prefetch engines are controlled.<\/jats:p>","DOI":"10.1145\/2086696.2086698","type":"journal-article","created":{"date-parts":[[2012,1,24]],"date-time":"2012-01-24T16:47:14Z","timestamp":1327423634000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["ABS"],"prefix":"10.1145","volume":"8","author":[{"given":"Jorge","family":"Albericio","sequence":"first","affiliation":[{"name":"University of Zaragoza"}]},{"given":"Rub\u00e9n","family":"Gran","sequence":"additional","affiliation":[{"name":"University of Zaragoza"}]},{"given":"Pablo","family":"Ib\u00e1\u00f1ez","sequence":"additional","affiliation":[{"name":"University of Zaragoza"}]},{"given":"V\u00edctor","family":"Vi\u00f1als","sequence":"additional","affiliation":[{"name":"University of Zaragoza"}]},{"given":"Jose Mar\u00eda","family":"Llaber\u00eda","sequence":"additional","affiliation":[{"name":"UPC Barcelona Tech"}]}],"member":"320","published-online":{"date-parts":[[2012,1,26]]},"reference":[{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168892"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.92"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_2_1_8_1","volume-title":"Computer Architecture: A Quantitative Approach. Morgan Kaufmann.","author":"Hennessy J.","year":"2007","unstructured":"Hennessy , J. and Patterson , D . 2007 . Computer Architecture: A Quantitative Approach. Morgan Kaufmann. Hennessy, J. and Patterson, D. 2007. Computer Architecture: A Quantitative Approach. Morgan Kaufmann."},{"key":"e_1_2_1_9_1","unstructured":"Intel. 2011. Intel 64 and IA-32 Architectures Optimization Reference Manual.  Intel. 2011. Intel 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/517554.825790"},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Kottapalli S. and Baxter J. 2009. Nehalem-ex cpu architecture. In Hot Chips.  Kottapalli S. and Baxter J. 2009. Nehalem-ex cpu architecture. In Hot Chips.","DOI":"10.1109\/HOTCHIPS.2009.7478350"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software.","author":"Luo K.","unstructured":"Luo , K. , Gummaraju , J. , and Franklin , M . 2001. Balancing thoughput and fairness in smt processors . In Proceedings of the International Symposium on Performance Analysis of Systems and Software. Luo, K., Gummaraju, J., and Franklin, M. 2001. Balancing thoughput and fairness in smt processors. In Proceedings of the International Symposium on Performance Analysis of Systems and Software."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.6"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_2_1_20_1","first-page":"1","article-title":"Multi-level adaptive prefetching based on performance gradient tracking","volume":"13","author":"Ramos L. M.","year":"2011","unstructured":"Ramos , L. M. , Briz , J. , Ib\u00e1\u00f1ez , P. E. , and Vi\u00f1als , V. 2011 . Multi-level adaptive prefetching based on performance gradient tracking . J. Instruction-Level Paral. 13 , 1 -- 14 . Ramos, L. M., Briz, J., Ib\u00e1\u00f1ez, P. E., and Vi\u00f1als, V. 2011. Multi-level adaptive prefetching based on performance gradient tracking. J. Instruction-Level Paral. 13, 1--14.","journal-title":"J. Instruction-Level Paral."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/384264.379244"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 26th International Conference on Parallel Processing.","author":"Tcheun M.","unstructured":"Tcheun , M. , Yoon , H. , and Maeng , S. R . 1997. An adaptive sequential prefetching scheme in shared-memory multiprocessors . In Proceedings of the 26th International Conference on Parallel Processing. Tcheun, M., Yoon, H., and Maeng, S. R. 1997. An adaptive sequential prefetching scheme in shared-memory multiprocessors. In Proceedings of the 26th International Conference on Parallel Processing."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the 17th International Parallel and Distributed Processing Symposium.","author":"Wallin D.","unstructured":"Wallin , D. and Hagersten , E . 2003. Miss penalty reduction using bundled capacity prefetching in multiprocessors . In Proceedings of the 17th International Parallel and Distributed Processing Symposium. Wallin, D. and Hagersten, E. 2003. Miss penalty reduction using bundled capacity prefetching in multiprocessors. In Proceedings of the 17th International Parallel and Distributed Processing Symposium."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086698","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2086696.2086698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:42Z","timestamp":1750241202000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086698"}},"subtitle":["A low-cost adaptive controller for prefetching in a banked shared last-level cache"],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1145\/2086696.2086698"],"URL":"https:\/\/doi.org\/10.1145\/2086696.2086698","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}