{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T10:29:47Z","timestamp":1761128987298,"version":"3.41.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"FPU","award":["AP2008-02370"],"award-info":[{"award-number":["AP2008-02370"]}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["TIN-2007-60625","Juan de la Cierva JCI2009-05455"],"award-info":[{"award-number":["TIN-2007-60625","Juan de la Cierva JCI2009-05455"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>Commercial Off-The-Shelf (COTS) processors are now commonly used in real-time embedded systems. The characteristics of these processors fulfill system requirements in terms of time-to-market, low cost, and high performance-per-watt ratio. However, multithreaded (MT) processors are still not widely used in real-time systems because the timing analysis is too complex. In MT processors, simultaneously-running tasks share and compete for processor resources, so the timing analysis has to estimate the possible impact that the inter-task interferences have on the execution time of the applications.<\/jats:p>\n          <jats:p>In this paper, we propose a method that quantifies the slowdown that simultaneously-running tasks may experience due to collision in shared processor resources. To that end, we designed benchmarks that stress specific processor resources and we used them to (1) estimate the upper limit of a slowdown that simultaneously-running tasks may experience because of collision in different shared processor resources, and (2) quantify the sensitivity of time-critical applications to collision in these resources. We used the presented method to determine if a given MT processor is a good candidate for systems with timing requirements. We also present a case study in which the method is used to analyze three multithreaded architectures exhibiting different configurations of resource sharing. Finally, we show that measuring the slowdown that real applications experience when simultaneously-running with resource-stressing benchmarks is an important step in measurement-based timing analysis. This information is a base for incremental verification of MT COTS architectures.<\/jats:p>","DOI":"10.1145\/2086696.2086713","type":"journal-article","created":{"date-parts":[[2012,1,24]],"date-time":"2012-01-24T16:47:14Z","timestamp":1327423634000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":54,"title":["On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments"],"prefix":"10.1145","volume":"8","author":[{"given":"Petar","family":"Radojkovi\u0107","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sylvain","family":"Girbal","sequence":"additional","affiliation":[{"name":"Thales Research and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnaud","family":"Grasset","sequence":"additional","affiliation":[{"name":"Thales Research and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Qui\u00f1ones","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Yehia","sequence":"additional","affiliation":[{"name":"Thales Research and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Spanish National Research Council (IIIA-CSIC), Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,1,26]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ACROSS. ARTEMIS CROSS-domain architecture. http:\/\/www.across-project.eu.  ACROSS. ARTEMIS CROSS-domain architecture. http:\/\/www.across-project.eu."},{"volume-title":"Proceedings of the IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.","author":"Andritsopoulos F.","key":"e_1_2_1_2_1","unstructured":"Andritsopoulos , F. , Papastefanos , S. , Georgakarakos , G. , and Doumenis , G . 2007. Reliable multicast H.264 video streaming for surveillance applications . In Proceedings of the IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications. Andritsopoulos, F., Papastefanos, S., Georgakarakos, G., and Doumenis, G. 2007. Reliable multicast H.264 video streaming for surveillance applications. In Proceedings of the IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications."},{"key":"e_1_2_1_3_1","unstructured":"Atom Z530. 2009. Intel\u00ae Atom#8482; processor Z5xx series. http:\/\/download.intel.com\/design\/processor\/datashts\/319535.pdf.  Atom Z530. 2009. Intel\u00ae Atom#8482; processor Z5xx series. http:\/\/download.intel.com\/design\/processor\/datashts\/319535.pdf."},{"key":"e_1_2_1_4_1","unstructured":"AUTOSAR. AUTomotive open system architecture. http:\/\/www.autosar.org.  AUTOSAR. AUTomotive open system architecture. http:\/\/www.autosar.org."},{"key":"e_1_2_1_5_1","series-title":"Lecture Notes in Computer Science","volume-title":"COTS-Based Software Systems","author":"Baker T.","unstructured":"Baker , T. 2002. Lessons learned integrating COTS into systems . In COTS-Based Software Systems , Lecture Notes in Computer Science , Springer . Baker, T. 2002. Lessons learned integrating COTS into systems. In COTS-Based Software Systems, Lecture Notes in Computer Science, Springer."},{"volume-title":"Programming with POSIX Threads","author":"Butenhof D. R.","key":"e_1_2_1_6_1","unstructured":"Butenhof , D. R. 1997. Programming with POSIX Threads . Addison-Wesley Professional . Butenhof, D. R. 1997. Programming with POSIX Threads. Addison-Wesley Professional."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669173"},{"volume-title":"Proceedings of the International Conference on Radar.","author":"Chevalier F. L.","key":"e_1_2_1_8_1","unstructured":"Chevalier , F. L. and Maria , S . 2006. STAP processing without noise-only reference: requirements and solutions . In Proceedings of the International Conference on Radar. Chevalier, F. L. and Maria, S. 2006. STAP processing without noise-only reference: requirements and solutions. In Proceedings of the International Conference on Radar."},{"key":"e_1_2_1_9_1","unstructured":"Core2Quad. Intel\u00ae Core#8482;2Quad extreme processor QX9000 and Intel\u00ae Core#8482; Quad processor Q9000 series datasheet. http:\/\/www.intel.com\/design\/processor\/datashts\/318726.htm?wapkw=(datasheet+q9000).  Core2Quad. Intel\u00ae Core#8482;2Quad extreme processor QX9000 and Intel\u00ae Core#8482; Quad processor Q9000 series datasheet. http:\/\/www.intel.com\/design\/processor\/datashts\/318726.htm?wapkw=(datasheet+q9000)."},{"key":"e_1_2_1_10_1","unstructured":"CoreMark. The embedded microprocessor benchmark consortium benchmark suite. http:\/\/www.coremark. org.  CoreMark. The embedded microprocessor benchmark consortium benchmark suite. http:\/\/www.coremark. org."},{"volume-title":"Proceedings of the Symposium on Embedded Real Time Software and Systems (ERTS).","author":"Cullmann C.","key":"e_1_2_1_11_1","unstructured":"Cullmann , C. , Ferdinand , C. , Gebhard , G. , Grund , D. , Maiza , C. , Reineke , J. , Triquet , B. , and Wilhelm , R . 2010. Predictability considerations in the design of multi-core embedded systems . In Proceedings of the Symposium on Embedded Real Time Software and Systems (ERTS). Cullmann, C., Ferdinand, C., Gebhard, G., Grund, D., Maiza, C., Reineke, J., Triquet, B., and Wilhelm, R. 2010. Predictability considerations in the design of multi-core embedded systems. In Proceedings of the Symposium on Embedded Real Time Software and Systems (ERTS)."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/WOWMOM.2010.5534937"},{"volume-title":"Proceedings of the 5th International Workshop on Worst-Case Execution Time Analysis.","author":"Deverge J.-F.","key":"e_1_2_1_13_1","unstructured":"Deverge , J.-F. and Puaut , I . 2005. Safe measurement-based WCET estimation . In Proceedings of the 5th International Workshop on Worst-Case Execution Time Analysis. Deverge, J.-F. and Puaut, I. 2005. Safe measurement-based WCET estimation. In Proceedings of the 5th International Workshop on Worst-Case Execution Time Analysis."},{"volume-title":"Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture.","author":"Doucette D.","key":"e_1_2_1_14_1","unstructured":"Doucette , D. and Fedorova , A . 2007. Base vectors: A potential technique for microarchitectural classification of applications . In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture. Doucette, D. and Fedorova, A. 2007. Base vectors: A potential technique for microarchitectural classification of applications. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture."},{"key":"e_1_2_1_15_1","unstructured":"Duranton M. Yehia S. De Sutter B. De Bosschere K. Cohen A. Falsafi B. Gaydadjiev G. Katevenis M. Maebe J. Munk H. Navarro N. Ramirez A. Temam O. and Valero M. The HiPEAC vision. High performance and embedded architecture and compilation. http:\/\/www.HiPEAC.net.  Duranton M. Yehia S. De Sutter B. De Bosschere K. Cohen A. Falsafi B. Gaydadjiev G. Katevenis M. Maebe J. Munk H. Navarro N. Ramirez A. Temam O. and Valero M. The HiPEAC vision. High performance and embedded architecture and compilation. http:\/\/www.HiPEAC.net."},{"key":"e_1_2_1_16_1","unstructured":"EEMBC. The embedded microprocessor benchmark consortium benchmark suite. http:\/\/www.eembc.org.  EEMBC. The embedded microprocessor benchmark consortium benchmark suite. http:\/\/www.eembc.org."},{"key":"e_1_2_1_17_1","unstructured":"EMPRESS. Incremental verification and validation practices EMPRESS public deliverable. http:\/\/www.empress-itea.org\/.  EMPRESS. Incremental verification and validation practices EMPRESS public deliverable. http:\/\/www.empress-itea.org\/."},{"key":"e_1_2_1_18_1","unstructured":"Fritts J. E. Steiling F. W. and Tucek J. A. Mediabench II video: Expediting the next generation of video systems research. http:\/\/mathcs.slu.edu\/~fritts\/papers\/fritts_spie05_mbvideo.pdf.  Fritts J. E. Steiling F. W. and Tucek J. A. Mediabench II video: Expediting the next generation of video systems research. http:\/\/mathcs.slu.edu\/~fritts\/papers\/fritts_spie05_mbvideo.pdf."},{"key":"e_1_2_1_19_1","unstructured":"GENESYS. GENeric Embedded SYStem Platform. http:\/\/www.genesys-platform.eu.  GENESYS. GENeric Embedded SYStem Platform. http:\/\/www.genesys-platform.eu."},{"volume-title":"A Commodity Chains Framework for Analyzing Global Industries","author":"Gereffi G.","key":"e_1_2_1_20_1","unstructured":"Gereffi , G. 1999. A Commodity Chains Framework for Analyzing Global Industries . Duke University . Gereffi, G. 1999. A Commodity Chains Framework for Analyzing Global Industries. Duke University."},{"volume-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing.","author":"Gioiosa R.","key":"e_1_2_1_21_1","unstructured":"Gioiosa , R. , Petrini , F. , Davis , K. , and Lebaillif-Delamare , F . 2003. Analysis of system overhead on parallel computers . In Proceedings of the ACM\/IEEE Conference on Supercomputing. Gioiosa, R., Petrini, F., Davis, K., and Lebaillif-Delamare, F. 2003. Analysis of system overhead on parallel computers. In Proceedings of the ACM\/IEEE Conference on Supercomputing."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"e_1_2_1_23_1","unstructured":"Higgins K. J. 2004. Video IP project boosts networks profile. Netw. Comput.  Higgins K. J. 2004. Video IP project boosts networks profile. Netw. Comput."},{"key":"e_1_2_1_24_1","unstructured":"Intel Corporation 2011. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual.  Intel Corporation 2011. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.65"},{"volume-title":"Proceedings of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS).","author":"Kirner R.","key":"e_1_2_1_26_1","unstructured":"Kirner , R. , Puschner , P. , and Wenzel , I . 2004. Measurement-based worst-case execution time analysis using automatic test-data generation . In Proceedings of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS). Kirner, R., Puschner, P., and Wenzel, I. 2004. Measurement-based worst-case execution time analysis using automatic test-data generation. In Proceedings of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS)."},{"key":"e_1_2_1_27_1","unstructured":"Kirner R. Wenzel I. Rieder B. and Puschner P. 2005. Using measurements as a complement to static worst-case execution time analysis. In Intelligent Systems at the Service of Mankind Vol. 2 UBooks Verlag.  Kirner R. Wenzel I. Rieder B. and Puschner P. 2005. Using measurements as a complement to static worst-case execution time analysis. In Intelligent Systems at the Service of Mankind Vol. 2 UBooks Verlag."},{"key":"e_1_2_1_28_1","unstructured":"MERASA. Multi-core execution of hard real-time applications supporting analysability. http:\/\/www. merasa.org.  MERASA. Multi-core execution of hard real-time applications supporting analysability. http:\/\/www. merasa.org."},{"volume-title":"Proceedings of the 11th International Workshop on Worst-Case Execution Time Analysis (WCET '11)","author":"Mezzetti E.","key":"e_1_2_1_29_1","unstructured":"Mezzetti , E. and Vardanega , T . 2011. On the industrial fitness of WCET analysis . In Proceedings of the 11th International Workshop on Worst-Case Execution Time Analysis (WCET '11) . C. Healy, Ed., OCG, Austrian Computer Society. Mezzetti, E. and Vardanega, T. 2011. On the industrial fitness of WCET analysis. In Proceedings of the 11th International Workshop on Worst-Case Execution Time Analysis (WCET '11). C. Healy, Ed., OCG, Austrian Computer Society."},{"volume-title":"Proc. IEEE.","author":"Natale M. D.","key":"e_1_2_1_30_1","unstructured":"Natale , M. D. and Sangiovanni-Vincentelli , A . 2010. Moving from federated to integrated architectures in automotive: The role of standards, methods and tools . Proc. IEEE. Natale, M. D. and Sangiovanni-Vincentelli, A. 2010. Moving from federated to integrated architectures in automotive: The role of standards, methods and tools. Proc. IEEE."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10)","author":"Pellizzoni R.","key":"e_1_2_1_33_1","unstructured":"Pellizzoni , R. , Schranzhofer , A. , Chen , J.-J. , Caccamo , M. , and Thiele , L . 2010a. Worst case delay analysis for memory interference in multicore systems . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10) . Pellizzoni, R., Schranzhofer, A., Chen, J.-J., Caccamo, M., and Thiele, L. 2010a. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10)."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10)","author":"Pellizzoni R.","key":"e_1_2_1_34_1","unstructured":"Pellizzoni , R. , Schranzhofer , A. , Chen , J.-J. , Caccamo , M. , and Thiele , L . 2010b. Worst case delay analysis for memory interference in multicore systems . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10) . Pellizzoni, R., Schranzhofer, A., Chen, J.-J., Caccamo, M., and Thiele, L. 2010b. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10)."},{"key":"e_1_2_1_35_1","unstructured":"Pentium D. 2007. Intel\u00ae Pentium\u00ae D processor 900 Sequence and Intel\u00ae Pentium\u00ae processor extreme edition 955 965. http:\/\/www.intel.com\/Assets\/PDF\/datasheet\/310306.pdf.  Pentium D. 2007. Intel\u00ae Pentium\u00ae D processor 900 Sequence and Intel\u00ae Pentium\u00ae processor extreme edition 955 965. http:\/\/www.intel.com\/Assets\/PDF\/datasheet\/310306.pdf."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050204"},{"key":"e_1_2_1_37_1","unstructured":"PREDATOR. PREDATOR consortium. http:\/\/www.predator-project.eu.  PREDATOR. PREDATOR consortium. http:\/\/www.predator-project.eu."},{"key":"e_1_2_1_38_1","unstructured":"PRET. Precision timed (PRET) machines. http:\/\/chess.eecs.berkeley.edu\/pret.  PRET. Precision timed (PRET) machines. http:\/\/chess.eecs.berkeley.edu\/pret."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008119029962"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2008.19"},{"volume-title":"Proceedings of the International Embedded Systems Symposium (IESS'07)","author":"Rieder B.","key":"e_1_2_1_41_1","unstructured":"Rieder , B. , Wenzel , I. , Steinhammer , K. , and Puschner , P . 2007. Using a runtime measurement device with measurement-based WCET analysis . In Proceedings of the International Embedded Systems Symposium (IESS'07) . Rieder, B., Wenzel, I., Steinhammer, K., and Puschner, P. 2007. Using a runtime measurement device with measurement-based WCET analysis. In Proceedings of the International Embedded Systems Symposium (IESS'07)."},{"volume-title":"Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.","author":"Schaefer S.","key":"e_1_2_1_42_1","unstructured":"Schaefer , S. , Scholz , B. , Petters , S. M. , and Heiser , G . 2006. Static analysis support for measurement-based WCET analysis . In Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. Schaefer, S., Scholz, B., Petters, S. M., and Heiser, G. 2006. Static analysis support for measurement-based WCET analysis. In Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450172"},{"key":"e_1_2_1_44_1","unstructured":"TTA. Time-triggered architecture. http:\/\/www.vmars.tuwien.ac.at\/projects\/tta.  TTA. Time-triggered architecture. http:\/\/www.vmars.tuwien.ac.at\/projects\/tta."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"volume-title":"Proceedings of the 26th Digital Avionics Systems Conference (DASC '07)","author":"Watkins C.","key":"e_1_2_1_46_1","unstructured":"Watkins , C. and Walter , R . 2007. Transitioning from federated avionics architectures to Integrated Modular Avionics . In Proceedings of the 26th Digital Avionics Systems Conference (DASC '07) . Watkins, C. and Walter, R. 2007. Transitioning from federated avionics architectures to Integrated Modular Avionics. In Proceedings of the 26th Digital Avionics Systems Conference (DASC '07)."},{"volume-title":"Proceedings of 3rd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation.","author":"Wenzel I.","key":"e_1_2_1_47_1","unstructured":"Wenzel , I. , Kirner , R. , Rieder , B. , and Puschner , P . 2008. Measurement-based timing analysis . In Proceedings of 3rd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation. Wenzel, I., Kirner, R., Rieder, B., and Puschner, P. 2008. Measurement-based timing analysis. In Proceedings of 3rd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086713","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2086696.2086713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:42Z","timestamp":1750241202000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086713"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":48,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1145\/2086696.2086713"],"URL":"https:\/\/doi.org\/10.1145\/2086696.2086713","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}