{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T14:44:33Z","timestamp":1791297873389,"version":"4.1.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union Program of High Level Scholarships for Latin America","award":["E05D058240CO"],"award-info":[{"award-number":["E05D058240CO"]}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["TIN2007-60625"],"award-info":[{"award-number":["TIN2007-60625"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["ICT-FP7-248647"],"award-info":[{"award-number":["ICT-FP7-248647"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["ICT-FP7-217068"],"award-info":[{"award-number":["ICT-FP7-217068"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>Simulation is a key tool for computer architecture research. In particular, cycle-accurate simulators are extremely important for microarchitecture exploration and detailed design decisions, but they are slow and, so, not suitable for simulating large-scale architectures, nor are they meant for this. Moreover, microarchitecture design decisions are irrelevant, or even misleading, for early processor design stages and high-level explorations. This allows one to raise the abstraction level of the simulated architecture, and also the application abstraction level, as it does not necessarily have to be represented as an instruction stream.<\/jats:p><jats:p>In this paper we introduce a definition of different application abstraction levels, and how these are employed in TaskSim, a multi-core architecture simulator, to provide several architecture modeling abstractions, and simulate large-scale architectures with hundreds of cores. We compare the simulation speed of these abstraction levels to the ones in existing simulation tools, and also evaluate their utility and accuracy. Our simulations show that a very high-level abstraction, which may be even faster than native execution, is useful for scalability studies on parallel applications; and that just simulating explicit memory transfers, we achieve accurate simulations for architectures using non-coherent scratchpad memories, with just a 25x slowdown compared to native execution. Furthermore, we revisit trace memory simulation techniques, that are more abstract than instruction-by-instruction simulations and provide an 18x simulation speedup.<\/jats:p>","DOI":"10.1145\/2086696.2086715","type":"journal-article","created":{"date-parts":[[2012,1,24]],"date-time":"2012-01-24T16:47:14Z","timestamp":1327423634000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["On the simulation of large-scale architectures using multiple application abstraction levels"],"prefix":"10.1145","volume":"8","author":[{"given":"Alejandro","family":"Rico","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Felipe","family":"Cabarcas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlos","family":"Villavieja","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Milan","family":"Pavlovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Augusto","family":"Vega","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoav","family":"Etsion","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,1,26]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"2011. Mercurium Project website. https:\/\/pm.bsc.es\/projects\/mcxx. 2011. Mercurium Project website. https:\/\/pm.bsc.es\/projects\/mcxx."},{"key":"e_1_2_1_2_1","unstructured":"2011. NANOS++ Project website. https:\/\/pm.bsc.es\/projects\/nanox. 2011. NANOS++ Project website. https:\/\/pm.bsc.es\/projects\/nanox."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the Workshop on Grid Applications and Programming Tools.","author":"Badia R. M.","year":"2003","unstructured":"Badia , R. M. , Labarta , J. , Gimenez , J. , and Escal\u00e9 ., F. 2003 . DIMEMAS: Predicting MPI applications behavior in Grid environments . In Proceedings of the Workshop on Grid Applications and Programming Tools. Badia, R. M., Labarta, J., Gimenez, J., and Escal\u00e9., F. 2003. DIMEMAS: Predicting MPI applications behavior in Grid environments. In Proceedings of the Workshop on Grid Applications and Programming Tools."},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of SC '08","author":"Barker K. J.","unstructured":"Barker , K. J. , Davis , K. , Hoisie , A. , Kerbyson , D. J. , Lang , M. , Pakin , S. , and Sancho , J. C . 2008. Entering the petaflop era: The architecture and performance of Roadrunner . In Proceedings of SC '08 . 1:1--1:11. Barker, K. J., Davis, K., Hoisie, A., Kerbyson, D. J., Lang, M., Pakin, S., and Sancho, J. C. 2008. Entering the petaflop era: The architecture and performance of Roadrunner. In Proceedings of SC '08. 1:1--1:11."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188546"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Black B. Huang A. S. Lipasti M. H. and Shen J. P. 1996. Can trace-driven simulators accurately predict superscalar performance&quest;In Proceedings of ICCD '96. 478--485. Black B. Huang A. S. Lipasti M. H. and Shen J. P. 1996. Can trace-driven simulators accurately predict superscalar performance&quest;In Proceedings of ICCD '96. 478--485.","DOI":"10.1109\/ICCD.1996.563596"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/209937.209958"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015534"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1094811.1094852"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577134"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of HPCA '10","author":"Genbrugge D.","unstructured":"Genbrugge , D. , Eyerman , S. , and Eeckhout , L . 2010. Interval simulation: Raising the level of abstraction in architectural simulation . In Proceedings of HPCA '10 . 1--12. Genbrugge, D., Eyerman, S., and Eeckhout, L. 2010. Interval simulation: Raising the level of abstraction in architectural simulation. In Proceedings of HPCA '10. 1--12."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.48"},{"key":"e_1_2_1_16_1","volume-title":"I: Local control. Rand Note N-1906AF, the Rand Corp.","author":"Jefferson D. R.","year":"1982","unstructured":"Jefferson , D. R. and Sowrizal , H. A . 1982 . Fast concurrent simulation using the Time Warp mechanism, part I: Local control. Rand Note N-1906AF, the Rand Corp. Jefferson, D. R. and Sowrizal, H. A. 1982. Fast concurrent simulation using the Time Warp mechanism, part I: Local control. Rand Note N-1906AF, the Rand Corp."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148891"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.v40:3"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of ISPASS'09","author":"Lee K.","unstructured":"Lee , K. , Evans , S. , and Cho , S . 2009. Accurately approximating superscalar processor performance from traces . In Proceedings of ISPASS'09 . 238--248. Lee, K., Evans, S., and Cho, S. 2009. Accurately approximating superscalar processor performance from traces. In Proceedings of ISPASS'09. 238--248."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_2_1_23_1","volume-title":"Graphite: A distributed parallel simulator for multicores. Tech. rep. MIT-CSAIL-TR-2009-056","author":"Miller J. E.","year":"2009","unstructured":"Miller , J. E. , Kasture , H. , Kurian , G. , Beckmann , N., III, C. G. , Celio , C. , Eastep , J. , and Agarwal , A . 2009 . Graphite: A distributed parallel simulator for multicores. Tech. rep. MIT-CSAIL-TR-2009-056 , Massachusetts Institute of Technology . Miller, J. E., Kasture, H., Kurian, G., Beckmann, N., III, C. G., Celio, C., Eastep, J., and Agarwal, A. 2009. Graphite: A distributed parallel simulator for multicores. Tech. rep. MIT-CSAIL-TR-2009-056, Massachusetts Institute of Technology."},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of IPCCC'99","author":"Moudgill M.","unstructured":"Moudgill , M. , Bose , P. , and Moreno , J . 1999. Validation of Turandot, a fast processor model for microarchitecture exploration . In Proceedings of IPCCC'99 . 451--457. Moudgill, M., Bose, P., and Moreno, J. 1999. Validation of Turandot, a fast processor model for microarchitecture exploration. In Proceedings of IPCCC'99. 451--457."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895100"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.79"},{"key":"e_1_2_1_29_1","unstructured":"Reinders J. 2007. Intel Threading Building Blocks. O'Reilly. Reinders J. 2007. Intel Threading Building Blocks. O'Reilly."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015523"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/741282"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03869-3_16"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1882453.1882456"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98497"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064278"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.404"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086715","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2086696.2086715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:43Z","timestamp":1750241203000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086715"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1145\/2086696.2086715"],"URL":"https:\/\/doi.org\/10.1145\/2086696.2086715","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}