{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:54Z","timestamp":1750307214533,"version":"3.41.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>Smartphones and tablets are becoming more and more powerful, replacing desktops and laptops as the users' main computing system. As these systems support higher and higher resolutions with more complex 3D graphics, a high-throughput and low-power memory system is essential for the mobile GPU. In this article, we propose to improve throughput\/watt in a mobile GPU memory system by using intelligent scheduling to reduce power and multi-band radio frequency interconnect (MRF-I) to offset any throughput degradation caused by our intelligent scheduling. Overall, we are able to improve throughput 17% up to 66% while increasing throughput per watt by an average of 18% up to 26%.<\/jats:p>","DOI":"10.1145\/2086696.2086730","type":"journal-article","created":{"date-parts":[[2012,1,24]],"date-time":"2012-01-24T16:47:14Z","timestamp":1327423634000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Utilizing RF-I and intelligent scheduling for better throughput\/watt in a mobile GPU memory system"],"prefix":"10.1145","volume":"8","author":[{"given":"Kanit","family":"Therdsteerasukdi","sequence":"first","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Gyungsu","family":"Byun","sequence":"additional","affiliation":[{"name":"West Virginia University"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"M. Frank","family":"Chang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]}],"member":"320","published-online":{"date-parts":[[2012,1,26]]},"reference":[{"unstructured":"Attila 2011. ATTILA traces. http:\/\/attila.ac.upc.edu\/traceList\/.  Attila 2011. ATTILA traces. http:\/\/attila.ac.upc.edu\/traceList\/.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 488--490","author":"Byun G.","unstructured":"Byun , G. , Kim , Y. , Kim , J. , Tam , S. , Hsieh , H. , Wu , P. , Jou , C. , Cong , J. , Reinman , G. , and Chang , M. F . 2011. An 8.4Gb\/s 2.5pJ\/b mobile memory I\/O interface using bidirectional and simultaneous dual (baseband and RF-band) signaling . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 488--490 . Byun, G., Kim, Y., Kim, J., Tam, S., Hsieh, H., Wu, P., Jou, C., Cong, J., Reinman, G., and Chang, M. F. 2011. An 8.4Gb\/s 2.5pJ\/b mobile memory I\/O interface using bidirectional and simultaneous dual (baseband and RF-band) signaling. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 488--490.","key":"e_1_2_1_2_1"},{"unstructured":"Cadence 2011. Cadence Virtuoso Spectre circuit simulator. http:\/\/www.cadence.com\/products\/rf\/spectre_circuit\/pages\/default.aspx  Cadence 2011. Cadence Virtuoso Spectre circuit simulator. http:\/\/www.cadence.com\/products\/rf\/spectre_circuit\/pages\/default.aspx","key":"e_1_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1109\/TED.2005.850699"},{"volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software. 231--241","author":"del Barrio V.","unstructured":"del Barrio , V. , Gonzalez , C. , Roca , J. , and Fernandez , A . 2006. ATTILA: A cycle-level execution-driven simulator for modern GPU architectures . In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 231--241 . del Barrio, V., Gonzalez, C., Roca, J., and Fernandez, A. 2006. ATTILA: A cycle-level execution-driven simulator for modern GPU architectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 231--241.","key":"e_1_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/1250662.1250699"},{"key":"e_1_2_1_7_1","first-page":"376","article-title":"Page streams sorter for DRAM systems. Assignee NVIDIA Corporation","volume":"7","author":"Eckert R. E.","year":"2008","unstructured":"Eckert , R. E. 2008 . Page streams sorter for DRAM systems. Assignee NVIDIA Corporation , United States Patent 7 , 376 , 803. Eckert, R. E. 2008. Page streams sorter for DRAM systems. Assignee NVIDIA Corporation, United States Patent 7, 376, 803.","journal-title":"United States Patent"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/383082.383118"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/1077603.1077696"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 338--602","author":"Ko J.","unstructured":"Ko , J. , Kim , J. , Xu , Z. , Gu , Q. , Chien , C. , and Chang , M. F . 2005. An RF\/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 338--602 . Ko, J., Kim, J., Xu, Z., Gu, Q., Chien, C., and Chang, M. F. 2005. An RF\/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 338--602.","key":"e_1_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1109\/4.782091"},{"unstructured":"Micron 2009. Micron. 1Gb: x16 x32 mobile LPDDR SDRAM features. http:\/\/www.micron.com\/products\/dram\/mobile_lpdram.html  Micron 2009. Micron. 1Gb: x16 x32 mobile LPDDR SDRAM features. http:\/\/www.micron.com\/products\/dram\/mobile_lpdram.html","key":"e_1_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/1394608.1382128"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1109\/MICRO.2005.30"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1145\/339647.339668"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/HPCA.2007.346206"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1145\/1105734.1105748"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1109\/MICRO.2008.4771792"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086730","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2086696.2086730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:43Z","timestamp":1750241203000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2086696.2086730"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1145\/2086696.2086730"],"URL":"https:\/\/doi.org\/10.1145\/2086696.2086730","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}