{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:25:32Z","timestamp":1750307132901,"version":"3.41.0"},"reference-count":20,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T00:00:00Z","timestamp":1326240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2012,1,11]]},"abstract":"<jats:p>Scalability challenges of DRAM technology call for advances in emerging memory technologies, among which Phase Change Memory (PCM) has received considerable attention due to its non-volatility, storage density and capacity advantages. The drawbacks of PCM include limited write endurance and high power consumption for write operations (upto 10x in comparison to read operations). In this paper, we investigate new techniques that would perform writes to PCM with energy awareness. Our results show that we can minimize the write energy consumption by up to 8.1x by simply converting PCM native writes to read-before-write, and upto an additional 22.9% via intelligent out-of-position updates.<\/jats:p>","DOI":"10.1145\/2094091.2094104","type":"journal-article","created":{"date-parts":[[2012,1,17]],"date-time":"2012-01-17T17:21:44Z","timestamp":1326820904000},"page":"48-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Energy-aware writes to non-volatile main memory"],"prefix":"10.1145","volume":"45","author":[{"given":"Jie","family":"Chen","sequence":"first","affiliation":[{"name":"George Washington University, Washington DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ron C.","family":"Chiang","sequence":"additional","affiliation":[{"name":"George Washington University, Washington DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. Howie","family":"Huang","sequence":"additional","affiliation":[{"name":"George Washington University, Washington DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[{"name":"George Washington University, Washington DC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,1,11]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1145\/1327452.1327494"},{"volume-title":"Fifth Biennial Conference on Innovative Data Systems Research (CIDR)","year":"2011","author":"Chen S.","key":"e_1_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1145\/1669112.1669157"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1145\/1629575.1629589"},{"volume-title":"International Conference on Very Large DataBases","year":"1999","author":"Gionis A.","key":"e_1_2_1_5_1"},{"volume-title":"http:\/\/quid.hpl.hp.com:9081\/cacti\/","year":"2010","author":"Labs HP","key":"e_1_2_1_6_1"},{"unstructured":"Intel Corporation. Intel core i7-920 processor. http:\/\/ark.intel.com\/Product.aspx?id=37147 2010.  Intel Corporation. Intel core i7-920 processor. http:\/\/ark.intel.com\/Product.aspx?id=37147 2010.","key":"e_1_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/1736020.1736023"},{"unstructured":"A. Jaleel. Memory characterization of workloads using instrumentation driven simulation. http:\/\/http:\/\/www.glue.umd.edu\/ ajaleel\/workload\/ 2010.  A. Jaleel. Memory characterization of workloads using instrumentation driven simulation. http:\/\/http:\/\/www.glue.umd.edu\/ ajaleel\/workload\/ 2010.","key":"e_1_2_1_9_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.5555\/1870926.1870961"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/1555754.1555758"},{"volume-title":"Phase change memory: A new memory to enable new memory usage models. White Paper http:\/\/www.numonyx.com\/","year":"2009","key":"e_1_2_1_12_1"},{"unstructured":"Process Integration Devices and Structures. International technology roadmap for semiconductors. http:\/\/www.itrs.net 2007.  Process Integration Devices and Structures. International technology roadmap for semiconductors. http:\/\/www.itrs.net 2007.","key":"e_1_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1145\/1669112.1669117"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1145\/1555754.1555760"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1147\/rd.524.0465"},{"volume-title":"SESC","author":"Renau J.","key":"e_1_2_1_17_1"},{"volume-title":"http:\/\/www.spec.org","year":"2006","author":"Standard Performance Evaluation Corporation","key":"e_1_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1109\/ISCAS.2007.377981"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2094091.2094104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2094091.2094104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:41Z","timestamp":1750240121000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2094091.2094104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1,11]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,1,11]]}},"alternative-id":["10.1145\/2094091.2094104"],"URL":"https:\/\/doi.org\/10.1145\/2094091.2094104","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2012,1,11]]},"assertion":[{"value":"2012-01-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}