{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:03Z","timestamp":1750308663078,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,1,25]],"date-time":"2012-01-25T00:00:00Z","timestamp":1327449600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["FP7-ICT-248972"],"award-info":[{"award-number":["FP7-ICT-248972"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,1,25]]},"DOI":"10.1145\/2107763.2107769","type":"proceedings-article","created":{"date-parts":[[2012,1,24]],"date-time":"2012-01-24T16:47:19Z","timestamp":1327423639000},"page":"21-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Optimizing built-in pseudo-random self-testing for network-on-chip switches"],"prefix":"10.1145","author":[{"given":"Simone","family":"Terenzi","sequence":"first","affiliation":[{"name":"ENDIF, University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Strano","sequence":"additional","affiliation":[{"name":"ENDIF, University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"ENDIF, University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"},{"key":"e_1_3_2_1_2_1","volume-title":"Future Interconnects and Network on Chip Workshop","author":"Petersen K.","year":"2006","unstructured":"K. Petersen , J. Oberg , \" Utilizing NoC Switches as BIST-Structures in 2D Mesh Network-on-Chip\" , Future Interconnects and Network on Chip Workshop , 2006 . K. Petersen, J. Oberg, \"Utilizing NoC Switches as BIST-Structures in 2D Mesh Network-on-Chip\", Future Interconnects and Network on Chip Workshop, 2006."},{"key":"e_1_3_2_1_3_1","unstructured":"J. Raik V. Govind R. Ubar \"DfT-based External Test and Diagnosis of Mesh-like NoCs\" IET CDT October 2009.  J. Raik V. Govind R. Ubar \"DfT-based External Test and Diagnosis of Mesh-like NoCs\" IET CDT October 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.774966"},{"key":"e_1_3_2_1_6_1","volume-title":"ITC","author":"Amory A. M.","year":"2005","unstructured":"A. M. Amory , E. Briao , E. Cota , M. Lubaszewski , F. G. Moraes , \" A Scalable Test Strategy for Network-on- Chip Routers\" , ITC 2005 . A. M. Amory, E. Briao, E. Cota, M. Lubaszewski, F. G. Moraes, \"A Scalable Test Strategy for Network-on-Chip Routers\", ITC 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.45"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"e_1_3_2_1_9_1","first-page":"460","volume-title":"IET-CDT","author":"Rodrigo S.","year":"2009","unstructured":"S. Rodrigo , \" Efficient Implementation of Distributed Routing Algorithms for NoCs \", IET-CDT , pp. 460 -- 475 , vol. 3 , issue 5, 2009 . S. Rodrigo, et al. \"Efficient Implementation of Distributed Routing Algorithms for NoCs\", IET-CDT, pp.460--475, vol.3, issue 5, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.12"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. DATE","author":"Strano A.","year":"2011","unstructured":"A. Strano , Exploiting Network-on- Chip Structural Redundancy for A Cooperative and Scalable Built-In Self-Test Architecture ,\" in Proc. DATE , 2011 . A. Strano, et al. \"Exploiting Network-on-Chip Structural Redundancy for A Cooperative and Scalable Built-In Self-Test Architecture,\" in Proc. DATE, 2011."}],"event":{"name":"INA-OCMC '12: On-Chip, Multi-Chip","acronym":"INA-OCMC '12","location":"Paris France"},"container-title":["Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2107763.2107769","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2107763.2107769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:26Z","timestamp":1750276826000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2107763.2107769"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1,25]]},"references-count":11,"alternative-id":["10.1145\/2107763.2107769","10.1145\/2107763"],"URL":"https:\/\/doi.org\/10.1145\/2107763.2107769","relation":{},"subject":[],"published":{"date-parts":[[2012,1,25]]},"assertion":[{"value":"2012-01-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}