{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:02Z","timestamp":1750308662991,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,1,25]],"date-time":"2012-01-25T00:00:00Z","timestamp":1327449600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001810","name":"Research Promotion Foundation","doi-asserted-by":"publisher","award":["(Cyrillic text)\/0609(BIE)\/09"],"award-info":[{"award-number":["(Cyrillic text)\/0609(BIE)\/09"]}],"id":[{"id":"10.13039\/501100001810","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,1,25]]},"DOI":"10.1145\/2107763.2107771","type":"proceedings-article","created":{"date-parts":[[2012,1,24]],"date-time":"2012-01-24T16:47:19Z","timestamp":1327423639000},"page":"29-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A highly robust distributed fault-tolerant routing algorithm for NoCs with localized rerouting"],"prefix":"10.1145","author":[{"given":"Arseniy","family":"Vitkovskiy","sequence":"first","affiliation":[{"name":"Cyprus University of Technology, Lemesos, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[{"name":"Cyprus University of Technology, Lemesos, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"issue":"2","key":"e_1_3_2_1_2_1","first-page":"18","volume":"4","author":"Bertozzi D.","year":"2004","unstructured":"D. Bertozzi and L. Benini . Xpipes : A Network-on-Chip Architecture for Gigascale Systems-on-Chip. In IEEE CAS , Vol. 4 , No. 2 , pp. 18 -- 31 , Sept. 2004 . D. Bertozzi and L. Benini. Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip. In IEEE CAS, Vol. 4, No. 2, pp. 18--31, Sept. 2004.","journal-title":"A Network-on-Chip Architecture for Gigascale Systems-on-Chip. In IEEE CAS"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181330"},{"key":"e_1_3_2_1_5_1","first-page":"5","volume-title":"BulletProof: A Defect-Tolerant CMP Switch Architecture. In Proc. of HPCA","author":"Constantinides K.","year":"2006","unstructured":"K. Constantinides BulletProof: A Defect-Tolerant CMP Switch Architecture. In Proc. of HPCA , pp. 5 -- 16 , Feb. 2006 . K. Constantinides et al. BulletProof: A Defect-Tolerant CMP Switch Architecture. In Proc. of HPCA, pp. 5--16, Feb. 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.605766"},{"key":"e_1_3_2_1_8_1","first-page":"1558608524","author":"Duato J.","year":"2002","unstructured":"J. Duato Interconnection Networks: An Engineering Approach. Morgan Kaufmann. ISBN : 1558608524 , 2002 . J. Duato et al. Interconnection Networks: An Engineering Approach. Morgan Kaufmann. ISBN: 1558608524, 2002.","journal-title":"Interconnection Networks: An Engineering Approach. Morgan Kaufmann. ISBN"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.39"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397989"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(97)00093-8"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071441"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","DOI":"10.1002\/0471739219","volume-title":"Error Correction Coding: Mathematical Methods and Algorithms","author":"Moon T. K.","year":"2005","unstructured":"T. K. Moon . Error Correction Coding: Mathematical Methods and Algorithms . Wiley-Interscience , ISBN : 978-0471648000, 2005 . T. K. Moon. Error Correction Coding: Mathematical Methods and Algorithms. Wiley-Interscience, ISBN: 978-0471648000, 2005."},{"key":"e_1_3_2_1_16_1","unstructured":"ITRS 2009. http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm  ITRS 2009. http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876446"},{"key":"e_1_3_2_1_18_1","unstructured":"Simics by Wind River Inc. www.windriver.com.  Simics by Wind River Inc. www.windriver.com."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071442"},{"issue":"1","key":"e_1_3_2_1_20_1","first-page":"29","volume":"43","author":"Vangal S. R.","year":"2008","unstructured":"S. R. Vangal W TeraFLOPS Processor in 65-nm CMOS. In IEEE JSSC , Vol. 43 , No. 1 , pp. 29 -- 41 , Jan. 2008 . S. R. Vangal et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS. In IEEE JSSC, Vol. 43, No. 1, pp. 29--41, Jan. 2008.","journal-title":"CMOS. In IEEE JSSC"},{"key":"e_1_3_2_1_21_1","first-page":"95","volume-title":"Refined Fault Block Model for Fault-Tolerant Minimal Routing in Mesh. In Proc. of IASTED ICPDCS","author":"Wang D.","year":"1999","unstructured":"D. Wang . Minimal-Connected-Component (MCC) -- A Refined Fault Block Model for Fault-Tolerant Minimal Routing in Mesh. In Proc. of IASTED ICPDCS , pp. 95 -- 100 , Nov. 1999 D. Wang. Minimal-Connected-Component (MCC) -- A Refined Fault Block Model for Fault-Tolerant Minimal Routing in Mesh. In Proc. of IASTED ICPDCS, pp. 95--100, Nov. 1999"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"}],"event":{"name":"INA-OCMC '12: On-Chip, Multi-Chip","acronym":"INA-OCMC '12","location":"Paris France"},"container-title":["Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2107763.2107771","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2107763.2107771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:26Z","timestamp":1750276826000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2107763.2107771"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1,25]]},"references-count":22,"alternative-id":["10.1145\/2107763.2107771","10.1145\/2107763"],"URL":"https:\/\/doi.org\/10.1145\/2107763.2107771","relation":{},"subject":[],"published":{"date-parts":[[2012,1,25]]},"assertion":[{"value":"2012-01-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}