{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:35Z","timestamp":1750307195388,"version":"3.41.0"},"reference-count":22,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2012,3]]},"abstract":"<jats:p>Current video coding standards, e.g. MPEG-4 H.264\/AVC, include Variable Block Size Motion Estimation, in this paper, this process is implemented by a reconfigurable architecture based on Signed Digit arithmetic. Bit serial computation is applied to reconfigure pixel precision. The reconfigurable architectural model is extremely simple to reconfigure. Pixel truncation is used to speed up computation saving up 23.5% of clock cycles for 4-bit precision. This design allows to process all motion vectors of a block in just one iteration. This system has been implemented in FPGA, and HDTVp results are presented. Main characteristics, of this architecture are: very reduced cost, high performance, and reconfigurable pixel precision, these features could be useful in mobile devices.<\/jats:p>","DOI":"10.1145\/2133352.2133355","type":"journal-article","created":{"date-parts":[[2012,3,20]],"date-time":"2012-03-20T12:04:05Z","timestamp":1332245045000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Reconfigurable architecture for VBSME with variable pixel precision"],"prefix":"10.1145","volume":"5","author":[{"given":"Joaqu\u00edn","family":"Olivares","sequence":"first","affiliation":[{"name":"University of C\u00f3rdoba, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,3,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050481"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2022779"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/11558484_47"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Ercegovac M. and Lang T. 2004. Digital Arithmetic. Morgan Kaufmann.  Ercegovac M. and Lang T. 2004. Digital Arithmetic. Morgan Kaufmann.","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.856445"},{"key":"e_1_2_1_8_1","unstructured":"ISO\/IEC. 1993. Coded representation of picture and audio information. test model 4 draft revision 2. ISO\/IEC JTC1 SC29 WG11 MPEG93\/225b.  ISO\/IEC. 1993. Coded representation of picture and audio information. test model 4 draft revision 2. ISO\/IEC JTC1 SC29 WG11 MPEG93\/225b."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008192719838"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.728416"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0143-9"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228826"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2005.12.006"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.486421"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09)","author":"Parandeh-Afshar H.","key":"e_1_2_1_15_1","unstructured":"Parandeh-Afshar , H. , Brisk , P. , and Ienne , P . 2009. Exploiting fast carry-chains of fpgas for designing compressor trees . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09) . IEEE, 242--249. Parandeh-Afshar, H., Brisk, P., and Ienne, P. 2009. Exploiting fast carry-chains of fpgas for designing compressor trees. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09). IEEE, 242--249."},{"volume-title":"Proceedings of the International Workshop on Logic and Synthesis (IWLS'10)","author":"Parandeh-Afshar H.","key":"e_1_2_1_16_1","unstructured":"Parandeh-Afshar , H. , Neogy , A. , Brisk , P. , and Ienne , P . 2010. Improved synthesis of compressor trees on fpgas by a hybrid and systematic design approach . In Proceedings of the International Workshop on Logic and Synthesis (IWLS'10) . IEEE, 193--200. Parandeh-Afshar, H., Neogy, A., Brisk, P., and Ienne, P. 2010. Improved synthesis of compressor trees on fpgas by a hybrid and systematic design approach. In Proceedings of the International Workshop on Logic and Synthesis (IWLS'10). IEEE, 193--200."},{"volume-title":"The H.264 Advanced Video Compression Standard","author":"Richardson I. E.","key":"e_1_2_1_17_1","unstructured":"Richardson , I. E. 2010. The H.264 Advanced Video Compression Standard . John Wiley & Sons . Richardson, I. E. 2010. The H.264 Advanced Video Compression Standard. John Wiley & Sons."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.923398"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Song Y. and Akoglu A. 2011. Bit-by-bit pipelined and hybrid-grained 2d architecture for motion estimation of h.264\/avc. J. Signal Process. Syst. 1--14.  Song Y. and Akoglu A. 2011. Bit-by-bit pipelined and hybrid-grained 2d architecture for motion estimation of h.264\/avc. J. Signal Process. Syst. 1--14.","DOI":"10.1007\/s11265-010-0575-5"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.12.3594"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4637625"},{"key":"e_1_2_1_22_1","unstructured":"Xilinx. 2010. Virtex-5 FPGA data sheet: DC and switching characteristics. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds202.pdf.  Xilinx. 2010. Virtex-5 FPGA data sheet: DC and switching characteristics. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds202.pdf."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2133352.2133355","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2133352.2133355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:06:05Z","timestamp":1750241165000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2133352.2133355"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,3]]}},"alternative-id":["10.1145\/2133352.2133355"],"URL":"https:\/\/doi.org\/10.1145\/2133352.2133355","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2012,3]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-03-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}