{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:47:58Z","timestamp":1764841678253,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T00:00:00Z","timestamp":1330214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,26]]},"DOI":"10.1145\/2141702.2141704","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T12:58:45Z","timestamp":1330433925000},"page":"11-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["AGC"],"prefix":"10.1145","author":[{"given":"Ehsan","family":"Atoofian","sequence":"first","affiliation":[{"name":"Lakehead University, Thunder Bay, Canada"}]},{"given":"Amir Ghanbari","family":"Bavarsad","sequence":"additional","affiliation":[{"name":"Lakehead University, Thunder Bay, Canada"}]}],"member":"320","published-online":{"date-parts":[[2012,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/949343.949340"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542494"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.260295"},{"key":"e_1_3_2_1_7_1","volume-title":"Intel Research Cambridge","author":"Ennals R.","year":"2005","unstructured":"R. Ennals . Efficient software transactional memory. Technical report , Intel Research Cambridge , Jan 2005 . R. Ennals. Efficient software transactional memory. Technical report, Intel Research Cambridge, Jan 2005."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_13"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_20"},{"key":"e_1_3_2_1_11_1","volume-title":"TRANSACT '09: 4th Workshop on Transactional Computing","author":"Lev Yossi","year":"2009","unstructured":"Yossi Lev , Victor Luchangco , Virendra Marathe , Mark Moir , Dan Nussbaum , and Marek Olszewski . Anatomy of a scalable software transactional memory . In TRANSACT '09: 4th Workshop on Transactional Computing , February 2009 . Yossi Lev, Victor Luchangco, Virendra Marathe, Mark Moir, Dan Nussbaum, and Marek Olszewski. Anatomy of a scalable software transactional memory. In TRANSACT '09: 4th Workshop on Transactional Computing, February 2009."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248415"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.55"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_13"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/78969.78972"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.24"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"e_1_3_2_1_20_1","volume-title":"Parallel Computer Architecture: a Hardware\/Software Approach","author":"Culler David E.","year":"1998","unstructured":"David E. Culler , Jaswinder Pal Singh, with Anoop Gupta , Parallel Computer Architecture: a Hardware\/Software Approach , Morgan Kaufmann Publishers , 1998 . David E. Culler, Jaswinder Pal Singh, with Anoop Gupta, Parallel Computer Architecture: a Hardware\/Software Approach, Morgan Kaufmann Publishers, 1998."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69355-0_12"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"}],"event":{"name":"PPoPP '12: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"New Orleans Louisiana","acronym":"PPoPP '12"},"container-title":["Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2141702.2141704","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2141702.2141704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:08:04Z","timestamp":1750273684000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2141702.2141704"}},"subtitle":["adaptive global clock in software transactional memory"],"short-title":[],"issued":{"date-parts":[[2012,2,26]]},"references-count":22,"alternative-id":["10.1145\/2141702.2141704","10.1145\/2141702"],"URL":"https:\/\/doi.org\/10.1145\/2141702.2141704","relation":{},"subject":[],"published":{"date-parts":[[2012,2,26]]},"assertion":[{"value":"2012-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}