{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:50:35Z","timestamp":1750308635584,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T00:00:00Z","timestamp":1330214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002994","name":"Ministry of Knowledge Economy","doi-asserted-by":"publisher","award":["10035231-2010-01"],"award-info":[{"award-number":["10035231-2010-01"]}],"id":[{"id":"10.13039\/501100002994","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,26]]},"DOI":"10.1145\/2141702.2141712","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T12:58:45Z","timestamp":1330433925000},"page":"83-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Efficient memory management of a hierarchical and a hybrid main memory for MN-MATE platform"],"prefix":"10.1145","author":[{"given":"Kyu Ho","family":"Park","sequence":"first","affiliation":[{"name":"KAIST"}]},{"given":"Sung Kyu","family":"Park","sequence":"additional","affiliation":[{"name":"KAIST"}]},{"given":"Hyunchul","family":"Seok","sequence":"additional","affiliation":[{"name":"KAIST"}]},{"given":"Woomin","family":"Hwang","sequence":"additional","affiliation":[{"name":"KAIST"}]},{"given":"Dong-Jae","family":"Shin","sequence":"additional","affiliation":[{"name":"KAIST"}]},{"given":"Jong Hun","family":"Choi","sequence":"additional","affiliation":[{"name":"KAIST"}]},{"given":"Ki-Woong","family":"Park","sequence":"additional","affiliation":[{"name":"KAIST"}]}],"member":"320","published-online":{"date-parts":[[2012,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Hp. memory technology evolution: an overview of system memory technologies. http:\/\/tinyurl.com\/ctfjs2.  Hp. memory technology evolution: an overview of system memory technologies. http:\/\/tinyurl.com\/ctfjs2."},{"key":"e_1_3_2_1_2_1","unstructured":"Oltp application i\/o and search engine i\/o. umass tracerepository http:\/\/traces.cs.umass.edu\/index.php\/storage\/storage.  Oltp application i\/o and search engine i\/o. umass tracerepository http:\/\/traces.cs.umass.edu\/index.php\/storage\/storage."},{"key":"e_1_3_2_1_3_1","unstructured":"Spec's benchmark http:\/\/www.spec.org\/cpu2006.  Spec's benchmark http:\/\/www.spec.org\/cpu2006."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_3_2_1_6_1","volume-title":"The 26th International Technical Conference on Circuits\/Systems, Computers and Communications","author":"Choi J. H.","year":"2011","unstructured":"J. H. Choi , K.-W. Park , S. K. Park , and K. H. Park . Multimedia matching as a service: Technical challenges and blueprints . In The 26th International Technical Conference on Circuits\/Systems, Computers and Communications , 2011 . J. H. Choi, K.-W. Park, S. K. Park, and K. H. Park. Multimedia matching as a service: Technical challenges and blueprints. In The 26th International Technical Conference on Circuits\/Systems, Computers and Communications, 2011."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98525"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2011.104"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511340"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"e_1_3_2_1_12_1","first-page":"439","volume-title":"Proceedings of the 20th International Conference on Very Large Data Bases, VLDB '94","author":"Johnson T.","year":"1994","unstructured":"T. Johnson and D. Shasha . 2q: A low overhead high performance buffer management replacement algorithm . In Proceedings of the 20th International Conference on Very Large Data Bases, VLDB '94 , pages 439 -- 450 , San Francisco, CA, USA , 1994 . Morgan Kaufmann Publishers Inc. T. Johnson and D. Shasha. 2q: A low overhead high performance buffer management replacement algorithm. In Proceedings of the 20th International Conference on Very Large Data Bases, VLDB '94, pages 439--450, San Francisco, CA, USA, 1994. Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.970573"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/170035.170081"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2010.35"},{"key":"e_1_3_2_1_26_1","first-page":"82","volume-title":"Next Generation Information Technology (ICNIT), 2011 The 2nd International Conference on","author":"Park Y.","year":"2011","unstructured":"Y. Park , D.-J. Shin , S. K. Park , and K. H. Park . Power-aware memory management for hybrid main memory . In Next Generation Information Technology (ICNIT), 2011 The 2nd International Conference on , pages 82 -- 85 , june 2011 . Y. Park, D.-J. Shin, S. K. Park, and K. H. Park. Power-aware memory management for hybrid main memory. In Next Generation Information Technology (ICNIT), 2011 The 2nd International Conference on, pages 82--85, june 2011."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of USENIX Annual Technical Conference","author":"Performance S. J.","year":"2005","unstructured":"S. J. Performance and S. Jiang . Clock-pro: An effective improvement of the clock replacement . In Proceedings of USENIX Annual Technical Conference , 2005 . S. J. Performance and S. Jiang. Clock-pro: An effective improvement of the clock replacement. In Proceedings of USENIX Annual Technical Conference, 2005."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98523"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2107756.2107760"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.27"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"e_1_3_2_1_36_1","first-page":"91","volume-title":"Proceedings of the General Track: 2002 USENIX Annual Technical Conference","author":"Zhou Y.","year":"2001","unstructured":"Y. Zhou , J. Philbin , and K. Li . The multi-queue replacement algorithm for second level buffer caches . In Proceedings of the General Track: 2002 USENIX Annual Technical Conference , pages 91 -- 104 , Berkeley, CA, USA , 2001 . USENIX Association. Y. Zhou, J. Philbin, and K. Li. The multi-queue replacement algorithm for second level buffer caches. In Proceedings of the General Track: 2002 USENIX Annual Technical Conference, pages 91--104, Berkeley, CA, USA, 2001. USENIX Association."}],"event":{"name":"PPoPP '12: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"New Orleans Louisiana","acronym":"PPoPP '12"},"container-title":["Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2141702.2141712","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2141702.2141712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:08:04Z","timestamp":1750273684000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2141702.2141712"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,26]]},"references-count":36,"alternative-id":["10.1145\/2141702.2141712","10.1145\/2141702"],"URL":"https:\/\/doi.org\/10.1145\/2141702.2141712","relation":{},"subject":[],"published":{"date-parts":[[2012,2,26]]},"assertion":[{"value":"2012-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}