{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:27Z","timestamp":1750307187501,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145697","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"11-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Speedy FPGA-based packet classifiers with low on-chip memory requirements"],"prefix":"10.1145","author":[{"given":"Chih-Hsun","family":"Chou","sequence":"first","affiliation":[{"name":"University of Louisiana, Lafayette, LA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fong","family":"Pong","sequence":"additional","affiliation":[{"name":"Broadcom Corp., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nian-Feng","family":"Tzeng","sequence":"additional","affiliation":[{"name":"University of Louisiana, Lafayette, LA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"53","volume-title":"Packet Classification for Core Routers: Is there an alternative to CAMs,\" Proceedings of 22nd IEEE International Conference on Computer Communications (INFOCOM","author":"Baboescu F.","year":"2003","unstructured":"F. Baboescu , S. Singh , and G. Varghese , \" Packet Classification for Core Routers: Is there an alternative to CAMs,\" Proceedings of 22nd IEEE International Conference on Computer Communications (INFOCOM 2003 ), pp. 53 -- 63 , Mar.\/Apr. 2003. F. Baboescu, S. Singh, and G. Varghese, \"Packet Classification for Core Routers: Is there an alternative to CAMs,\" Proceedings of 22nd IEEE International Conference on Computer Communications (INFOCOM 2003), pp. 53--63, Mar.\/Apr. 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.40"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.31"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508162"},{"key":"e_1_3_2_1_5_1","unstructured":"Juniper Networks Inc. \"DataSheet of 100-Gigabit Ethernet PIC \" 2011. URL - http:\/\/www.juniper.net\/ us\/en\/local\/pdf\/datasheets\/1000346-en.pdf.  Juniper Networks Inc. \"DataSheet of 100-Gigabit Ethernet PIC \" 2011. URL - http:\/\/www.juniper.net\/ us\/en\/local\/pdf\/datasheets\/1000346-en.pdf."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477967"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080091.1080115"},{"key":"e_1_3_2_1_8_1","volume-title":"May","author":"Lee Y. J.","year":"1999","unstructured":"Y. J. Lee and B.-K. Chung , \" Pseudo 3-way Set Associative Cache : A Way of Reducing Miss Ratio with Fast Access Time,\" Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering , May 1999 . Y. J. Lee and B.-K. Chung, \"Pseudo 3-way Set Associative Cache: A Way of Reducing Miss Ratio with Fast Access Time,\" Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering, May 1999."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.29"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.195"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508163"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108958"},{"key":"e_1_3_2_1_13_1","first-page":"2005","author":"Taylor D. E.","year":"2005","unstructured":"D. E. Taylor and J. S. Turner , \"ClassBench: A Packet Classification Benchmark,\" Proceedings of 24th IEEE International Conference on Computer Communications (INFOCOM 2005 ), Mar. 2005 . D. E. Taylor and J. S. Turner, \"ClassBench: A Packet Classification Benchmark,\" Proceedings of 24th IEEE International Conference on Computer Communications (INFOCOM 2005), Mar. 2005.","journal-title":"\"ClassBench: A Packet Classification Benchmark,\" Proceedings of 24th IEEE International Conference on Computer Communications (INFOCOM"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"G. Wang and N.-F. Tzeng \"TCAM-Based Forwarding engine with Minimum Independent Prefix Set (MIPS) for Fast Updating \" Proceedings of IEEE International Conference on Communications (ICC '06) June 2006.  G. Wang and N.-F. Tzeng \"TCAM-Based Forwarding engine with Minimum Independent Prefix Set (MIPS) for Fast Updating \" Proceedings of IEEE International Conference on Communications (ICC '06) June 2006.","DOI":"10.1109\/ICC.2006.254712"},{"key":"e_1_3_2_1_15_1","volume-title":"Block Memory Generator v3.3,\" AR#","author":"Xilinx Corporation","year":"2009","unstructured":"Xilinx Corporation , \"IP-SysLogic- BlockMem Generator : Block Memory Generator v3.3,\" AR# 33298, Sept. 2009 . URL - http:\/\/www.xilinx.com\/support\/answers\/33298.htm. Xilinx Corporation, \"IP-SysLogic-BlockMem Generator: Block Memory Generator v3.3,\" AR# 33298, Sept. 2009. URL - http:\/\/www.xilinx.com\/support\/answers\/33298.htm."},{"key":"e_1_3_2_1_16_1","unstructured":"Xilinx Corporation \"Virtex-6 Family Overview \" March 2011. URL - http:\/\/www.xilinx.com\/product\/silicon-devices\/fpga\/virtex-6\/index.htm.  Xilinx Corporation \"Virtex-6 Family Overview \" March 2011. URL - http:\/\/www.xilinx.com\/product\/silicon-devices\/fpga\/virtex-6\/index.htm."}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145697","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:47Z","timestamp":1750241147000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145697"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":16,"alternative-id":["10.1145\/2145694.2145697","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145697","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}