{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:27Z","timestamp":1750307187123,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145709","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"87-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Compiling high throughput network processors"],"prefix":"10.1145","author":[{"given":"Maysam","family":"Lavasani","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larry","family":"Dennison","sequence":"additional","affiliation":[{"name":"Lightwolf Technologies, Walpole, MA, walpole, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Derek","family":"Chiou","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Antlr compiler compiler tool. http:\/\/www.antlr.org\/.  Antlr compiler compiler tool. http:\/\/www.antlr.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"AutoESL. http:\/\/www.autoesl.com\/.  AutoESL. http:\/\/www.autoesl.com\/."},{"key":"e_1_3_2_1_3_1","unstructured":"The cooperative association for internet data analysis. www.caida.org.  The cooperative association for internet data analysis. www.caida.org."},{"key":"e_1_3_2_1_4_1","unstructured":"CatapultC. http:\/\/www.mentor.com\/.  CatapultC. http:\/\/www.mentor.com\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Cavium network processor. http:\/\/datasheet.digchip.com\/227\/227-04668-0-IXP2800.pdf.  Cavium network processor. http:\/\/datasheet.digchip.com\/227\/227-04668-0-IXP2800.pdf."},{"key":"e_1_3_2_1_6_1","first-page":"823","article-title":"Compilable, reconfigurable network processora simulation method","volume":"7","author":"Dennison L.","year":"2010","unstructured":"L. Dennison and D. Chiou . Compilable, reconfigurable network processora simulation method . United States Patent 7 , 823 ,091, Oct. 2010 . L. Dennison and D. Chiou. Compilable, reconfigurable network processora simulation method. United States Patent 7,823,091, Oct. 2010.","journal-title":"United States Patent"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629578"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/997150.997160"},{"key":"e_1_3_2_1_9_1","unstructured":"Ezchip np-4 network processor. http:\/\/www.ezchip.com\/Images\/pdf\/NP-4_Short_Brief_online.pdf.  Ezchip np-4 network processor. http:\/\/www.ezchip.com\/Images\/pdf\/NP-4_Short_Brief_online.pdf."},{"key":"e_1_3_2_1_10_1","unstructured":"Freescale c-5 network processor. http:\/\/www.freescale.com\/webapp\/sps\/site\/prod_summary.jsp?code=C-5.  Freescale c-5 network processor. http:\/\/www.freescale.com\/webapp\/sps\/site\/prod_summary.jsp?code=C-5."},{"key":"e_1_3_2_1_11_1","unstructured":"Reconfigurable Computing for High Performance Networking Applications. http:\/\/www.xilinx.com\/innovation\/research-labs\/keynotes\/Arc2011-Keynote.pdf.  Reconfigurable Computing for High Performance Networking Applications. http:\/\/www.xilinx.com\/innovation\/research-labs\/keynotes\/Arc2011-Keynote.pdf."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.662938"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450105"},{"key":"e_1_3_2_1_15_1","volume-title":"Parallel IP Lookup using Multiple SRAM-based Pipelines","author":"Jiang W.","year":"2008","unstructured":"W. Jiang and Parallel IP Lookup using Multiple SRAM-based Pipelines , 2008 . W. Jiang and et al. Parallel IP Lookup using Multiple SRAM-based Pipelines, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872010"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996811"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950461"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.69"},{"key":"e_1_3_2_1_21_1","unstructured":"Lsi advanced payload plus network processor. http:\/\/www.lsi.com\/networking_home\/networking-products\/network-processors\/.  Lsi advanced payload plus network processor. http:\/\/www.lsi.com\/networking_home\/networking-products\/network-processors\/."},{"key":"e_1_3_2_1_22_1","unstructured":"NetFPGA 4*10G board . http:\/\/netfpga.org\/foswiki\/NetFPGA\/TenGig\/Netfpga10gInitInfoSite.  NetFPGA 4*10G board . http:\/\/netfpga.org\/foswiki\/NetFPGA\/TenGig\/Netfpga10gInitInfoSite."},{"key":"e_1_3_2_1_23_1","unstructured":"Netronome flow processor. http:\/\/www.netronome.com\/pages\/network-flow-processors.  Netronome flow processor. http:\/\/www.netronome.com\/pages\/network-flow-processors."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371247"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024909"},{"key":"e_1_3_2_1_26_1","unstructured":"300Mhz Two Word Burst QDRII datasheet. http:\/\/www.cypress.com\/?docID=21484.  300Mhz Two Word Burst QDRII datasheet. http:\/\/www.cypress.com\/?docID=21484."},{"key":"e_1_3_2_1_27_1","unstructured":"QDR plus pre-announcement by QDR consortium. http:\/\/eetimes.com\/electronics-products\/electronic-product-reviews\/memory-products\/4215361\/QDR-Consortium-pre-announces-new-SRAMs.  QDR plus pre-announcement by QDR consortium. http:\/\/eetimes.com\/electronics-products\/electronic-product-reviews\/memory-products\/4215361\/QDR-Consortium-pre-announces-new-SRAMs."},{"key":"e_1_3_2_1_28_1","unstructured":"Cisco QuantumFlow architecture. http:\/\/www.cisco.com\/en\/US\/prod\/collateral\/routers\/ps9343\/solution_overview_c22-448936.pdf.  Cisco QuantumFlow architecture. http:\/\/www.cisco.com\/en\/US\/prod\/collateral\/routers\/ps9343\/solution_overview_c22-448936.pdf."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.112"},{"key":"e_1_3_2_1_30_1","unstructured":"RIPE Route Information Service. http:\/\/www.ripe.net\/projects\/ris\/rawdata.html.  RIPE Route Information Service. http:\/\/www.ripe.net\/projects\/ris\/rawdata.html."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872052"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851207"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.988692"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.727935"},{"key":"e_1_3_2_1_36_1","volume-title":"Programming the Convey HC-1 with ROCCC 2.0","author":"Villarreal J.","year":"2010","unstructured":"J. Villarreal and Programming the Convey HC-1 with ROCCC 2.0 , 2010 . J. Villarreal and et al. Programming the Convey HC-1 with ROCCC 2.0, 2010."},{"key":"e_1_3_2_1_37_1","unstructured":"Xilinx ML605 reference design board. http:\/\/www.xilinx.com\/products\/boards-and-kits\/EK-V6-ML605-G.htm.  Xilinx ML605 reference design board. http:\/\/www.xilinx.com\/products\/boards-and-kits\/EK-V6-ML605-G.htm."},{"key":"e_1_3_2_1_38_1","unstructured":"Xelerated. http:\/\/www.xelerated.com\/.  Xelerated. http:\/\/www.xelerated.com\/."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1925861.1925882"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2006.880171"}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145709","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:47Z","timestamp":1750241147000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145709"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":40,"alternative-id":["10.1145\/2145694.2145709","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145709","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}