{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:25Z","timestamp":1763468065631,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145710","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"97-106","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Limit study of energy & delay benefits of component-specific routing"],"prefix":"10.1145","author":[{"given":"Nikil","family":"Mehta","sequence":"first","affiliation":[{"name":"California Institute of Technology, Pasadena, CA, USA"}]},{"given":"Raphael","family":"Rubin","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]},{"given":"Andre","family":"DeHon","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"volume-title":"linkhttp:\/\/www.itrs.net\/Links\/2010ITRS\/Home2010.htm","year":"2010","key":"e_1_3_2_1_1_1","unstructured":"International technology roadmap for semiconductors. linkhttp:\/\/www.itrs.net\/Links\/2010ITRS\/Home2010.htm , 2010 . International technology roadmap for semiconductors. linkhttp:\/\/www.itrs.net\/Links\/2010ITRS\/Home2010.htm, 2010."},{"key":"e_1_3_2_1_2_1","unstructured":"F. Bacon. Meditationes Sacr\u00e6. De H\u00e6 resibus. 1597.  F. Bacon. Meditationes Sacr\u00e6. De H\u00e6 resibus. 1597."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_3_2_1_4_1","unstructured":"V. Betz and J. Rose. FPGA Place-and-Route Challenge. http:\/\/www.eecg.toronto.edu\/ vaughn\/challenge\/challenge.html 1999.  V. Betz and J. Rose. FPGA Place-and-Route Challenge. http:\/\/www.eecg.toronto.edu\/ vaughn\/challenge\/challenge.html 1999."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391672"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.75"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795751"},{"key":"e_1_3_2_1_11_1","first-page":"78","volume-title":"Nanoscale Systems. In ICFPT","author":"Gojman B.","year":"2009","unstructured":"B. Gojman and A. DeHon . VMATCH: Using Logical Variation to Counteract Physical Variation in Bottom-Up , Nanoscale Systems. In ICFPT , pages 78 -- 87 . IEEE, December 2009 . B. Gojman and A. DeHon. VMATCH: Using Logical Variation to Counteract Physical Variation in Bottom-Up, Nanoscale Systems. In ICFPT, pages 78--87. IEEE, December 2009."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167714"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568739"},{"key":"e_1_3_2_1_14_1","volume-title":"Spring","author":"Klein M.","year":"2005","unstructured":"M. Klein . The Virtex-4 power play. Xcell Journal, (52):16--19 , Spring 2005 . M. Klein. The Virtex-4 power play. Xcell Journal, (52):16--19, Spring 2005."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011555"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165578"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912027"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311192"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723143"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699248"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216948"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147069"},{"key":"e_1_3_2_1_26_1","volume-title":"DATE","author":"Nassif S. R.","year":"2010","unstructured":"S. R. Nassif , N. Mehta , and Y. Cao . A resilience roadmap . In DATE , March 2010 . S. R. Nassif, N. Mehta, and Y. Cao. A resilience roadmap. In DATE, March 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508133"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216949"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216930"},{"key":"e_1_3_2_1_32_1","first-page":"424","article-title":"Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits","volume":"7","author":"Trimberger S. M.","year":"2008","unstructured":"S. M. Trimberger . Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits . United States Patent Number : 7 , 424 ,655, September 9 2008 . S. M. Trimberger. Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits. United States Patent Number: 7,424,655, September 9 2008.","journal-title":"United States Patent Number"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770808"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145710","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:47Z","timestamp":1750241147000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145710"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":36,"alternative-id":["10.1145\/2145694.2145710","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145710","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}