{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T12:32:43Z","timestamp":1770294763288,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145720","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"153-162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation"],"prefix":"10.1145","author":[{"given":"Sameh","family":"Asaad","sequence":"first","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ralph","family":"Bellofatto","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernard","family":"Brezzo","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuck","family":"Haymes","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Kapur","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Parker","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Roewer","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Proshanta","family":"Saha","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todd","family":"Takken","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9","family":"Tierno","sequence":"additional","affiliation":[{"name":"IBM T.J.Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.924027"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950438"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1582379.1582676"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380625"},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE","author":"Chang C.","year":"2003","unstructured":"C. Chang , K. Kuusilinna , B. Richards , A. Chen , R. Brodersen , and B. Nikolic , \"Rapid design and analysis of communication systems using the BEE hardware emulation environment,\" in Proceedings of the 14th IEEE International Workshop on Rapid Systems Prototyping, 2003, pp. 148--154 , IEEE , 2003 . C. Chang, K. Kuusilinna, B. Richards, A. Chen, R. Brodersen, and B.Nikolic, \"Rapid design and analysis of communication systems using the BEE hardware emulation environment,\" in Proceedings of the 14th IEEE International Workshop on Rapid Systems Prototyping, 2003, pp. 148--154, IEEE, 2003."},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE","author":"Huang C.-Y.","year":"2011","unstructured":"C.-Y. Huang , Y.-F. Yin , C.-J. Hsu , T. B. Huang , and T.-M. Chang , \"So C HW\/SW verification and validation,\" in Proceedings of the 16th Asia and South Pacific Design Automation Conference, pp. 297--300 , IEEE , 2011 . C.-Y. Huang, Y.-F. Yin, C.-J. Hsu, T. B. Huang, and T.-M. Chang, \"SoC HW\/SW verification and validation,\" in Proceedings of the 16th Asia and South Pacific Design Automation Conference, pp. 297--300, IEEE, 2011."},{"key":"e_1_3_2_1_10_1","unstructured":"R. Haring \"The Blue Gene\/Q Compute Chip.\" http:\/\/www.hotchips.org\/archives\/hc23\/HC23-papers\/HC23.18.1-manycore\/HC23.18.121.BlueGene-IBM_BQC_HC23_20110818.pdf 2011.  R. Haring \"The Blue Gene\/Q Compute Chip.\" http:\/\/www.hotchips.org\/archives\/hc23\/HC23-papers\/HC23.18.1-manycore\/HC23.18.121.BlueGene-IBM_BQC_HC23_20110818.pdf 2011."},{"key":"e_1_3_2_1_11_1","unstructured":"Xilinx \"Virtex-5 FPGA Configuration User Guide.\" http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug191.pdf 2011.  Xilinx \"Virtex-5 FPGA Configuration User Guide.\" http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug191.pdf 2011."},{"key":"e_1_3_2_1_12_1","unstructured":"Lawrence Livermore National Laboratory \"ASC Sequoia Benchmark Codes.\" https:\/\/asc.llnl.gov\/sequoia\/benchmarks\/ 2009.  Lawrence Livermore National Laboratory \"ASC Sequoia Benchmark Codes.\" https:\/\/asc.llnl.gov\/sequoia\/benchmarks\/ 2009."}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '12","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145720","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:51Z","timestamp":1750240491000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145720"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":12,"alternative-id":["10.1145\/2145694.2145720","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145720","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}