{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T18:18:41Z","timestamp":1782929921689,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145722","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"167-170","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Reconfigurable architecture and automated design flow for rapid FPGA-based LDPC code emulation"],"prefix":"10.1145","author":[{"given":"Haoran","family":"Li","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youn Sung","family":"Park","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","volume-title":"Low-Density Parity-Check Codes","author":"Gallager R. G.","year":"1963","unstructured":"R. G. Gallager , Low-Density Parity-Check Codes . Cambridge, MA : MIT Press , 1963 . R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"e_1_3_2_1_3_1","unstructured":"IEEE Standard for Local and Metropolitan Area Networks -- Specific Requirements Part 3 Sep. 2006 IEEE Std. 802.3an.  IEEE Standard for Local and Metropolitan Area Networks -- Specific Requirements Part 3 Sep. 2006 IEEE Std. 802.3an."},{"key":"e_1_3_2_1_4_1","unstructured":"IEEE Standard for Local and Metropolitan Area Networks Part 16 Feb. 2006 IEEE Std. 802.16e.  IEEE Standard for Local and Metropolitan Area Networks Part 16 Feb. 2006 IEEE Std. 802.16e."},{"key":"e_1_3_2_1_5_1","unstructured":"IEEE Standard for Local and Metropolitan Area Networks -- Specific Requirements Part 11 Feb. 2007 IEEE Std. 802.11n.  IEEE Standard for Local and Metropolitan Area Networks -- Specific Requirements Part 11 Feb. 2007 IEEE Std. 802.11n."},{"key":"e_1_3_2_1_6_1","unstructured":"IEEE Standard for Local and Metropolitan Area Networks -- Specific Requirements Part 15.3 Oct. 2009 IEEE Std. 802.15c.  IEEE Standard for Local and Metropolitan Area Networks -- Specific Requirements Part 15.3 Oct. 2009 IEEE Std. 802.15c."},{"key":"e_1_3_2_1_7_1","volume-title":"PHY\/MAC Complete Proposal Specification {Online}. Available: http:\/\/www.ieee802.org\/11\/Reports\/tgad_update.htm","author":"IEEE P802.11 -- Task Group AD.","year":"2010","unstructured":"IEEE P802.11 -- Task Group AD. ( 2010 ). PHY\/MAC Complete Proposal Specification {Online}. Available: http:\/\/www.ieee802.org\/11\/Reports\/tgad_update.htm . IEEE P802.11 -- Task Group AD. (2010). PHY\/MAC Complete Proposal Specification {Online}. Available: http:\/\/www.ieee802.org\/11\/Reports\/tgad_update.htm."},{"key":"e_1_3_2_1_8_1","first-page":"376","article-title":"Digital Video Broadcasting (DVB)","volume":"102","author":"ETSI","year":"2005","unstructured":"ETSI Standard TR 102 376 V1.1.1 : Digital Video Broadcasting (DVB) , ETSI Std. TR 102 376 , Feb. 2005 . ETSI Standard TR 102 376 V1.1.1: Digital Video Broadcasting (DVB), ETSI Std. TR 102 376, Feb. 2005.","journal-title":"ETSI Std. TR"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5434378"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004310"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2009.11.080105"},{"key":"e_1_3_2_1_12_1","volume-title":"Nov.","author":"Zhang Z.","year":"2006","unstructured":"Z. Zhang , L. Dolecek , B. Nikolic , V. Anantharam , and M. J. Wainwright , \" Investigation of error floors of structured low-density parity-check codes by hardware emulation,\" in IEEE Global Communications Conf ., Nov. 2006 . Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, and M. J. Wainwright, \"Investigation of error floors of structured low-density parity-check codes by hardware emulation,\" in IEEE Global Communications Conf., Nov. 2006."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2022318"},{"key":"e_1_3_2_1_14_1","first-page":"1530","volume-title":"Automation and Test in Europe","author":"Chen X.","year":"2009","unstructured":"X. Chen , J. Kang , S. Lin , and V. Akella , \" Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing,\" in Conf. Design , Automation and Test in Europe , Mar. 2009 , pp. 1530 -- 1535 . X. Chen, J. Kang, S. Lin, and V. Akella, \"Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing,\" in Conf. Design, Automation and Test in Europe, Mar. 2009, pp. 1530--1535."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.852852"},{"key":"e_1_3_2_1_16_1","volume-title":"BEEcube Products {Online}. Available: http:\/\/www.beecube.com\/product","year":"2011","unstructured":"BEEcube. ( 2011 ). BEEcube Products {Online}. Available: http:\/\/www.beecube.com\/product . BEEcube. (2011). BEEcube Products {Online}. Available: http:\/\/www.beecube.com\/product."}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '12","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145722","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:51Z","timestamp":1750240491000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145722"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":16,"alternative-id":["10.1145\/2145694.2145722","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145722","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}