{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:14Z","timestamp":1750307174826,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145725","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"175-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Leveraging latency-insensitivity to ease multiple FPGA design"],"prefix":"10.1145","author":[{"given":"Kermin Elliott","family":"Fleming","sequence":"first","affiliation":[{"name":"MIT, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Adler","sequence":"additional","affiliation":[{"name":"Intel, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Pellauer","sequence":"additional","affiliation":[{"name":"MIT, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angshuman","family":"Parashar","sequence":"additional","affiliation":[{"name":"Intel, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arvind","family":"Mithal","sequence":"additional","affiliation":[{"name":"MIT, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"MIT, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"volume-title":"Arvind. Modular Refinement and Unit Testing. In MEMOCODE'10","author":"Dave Nirav","key":"e_1_3_2_1_6_1","unstructured":"Nirav Dave , Man Cheuk Ng , Michael Pellauer , and Arvind. Modular Refinement and Unit Testing. In MEMOCODE'10 . Nirav Dave, Man Cheuk Ng, Michael Pellauer, and Arvind. Modular Refinement and Unit Testing. In MEMOCODE'10."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547707"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547704"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762736"},{"key":"e_1_3_2_1_10_1","volume-title":"May","author":"ITU-T Video Coding Experts Group","year":"2003","unstructured":"ITU-T Video Coding Experts Group . Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification , May , 2003 . ITU-T Video Coding Experts Group. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, May, 2003."},{"key":"e_1_3_2_1_11_1","unstructured":"http:\/\/www.cadence.com\/products\/sd\/palladium_series\/pages\/default.aspx. \"Cadence Palladium\".  http:\/\/www.cadence.com\/products\/sd\/palladium_series\/pages\/default.aspx. \"Cadence Palladium\"."},{"key":"e_1_3_2_1_12_1","unstructured":"http:\/\/www.eda.org\/itc\/scemi.pdf. Standard Co-Emulation Modelling Interface (SCE-MI): Reference Manual.  http:\/\/www.eda.org\/itc\/scemi.pdf. Standard Co-Emulation Modelling Interface (SCE-MI): Reference Manual."},{"key":"e_1_3_2_1_13_1","unstructured":"http:\/\/www.nallatech.com. Nallatech ACP module.  http:\/\/www.nallatech.com. Nallatech ACP module."},{"key":"e_1_3_2_1_14_1","unstructured":"\"http:\/\/www.synopsys.com\/Systems\/FPGABasedPrototyping\/pages\/certify.aspx\". \"Synopsys Certify\".  \"http:\/\/www.synopsys.com\/Systems\/FPGABasedPrototyping\/pages\/certify.aspx\". \"Synopsys Certify\"."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555782"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872013"},{"key":"e_1_3_2_1_17_1","volume-title":"Joel Emer. LEAP: A Virtual Platform Architecture for FPGAs. In CARL '10: The 1st Workshop on the Intersections of Computer Architecture and Reconfigurable Logic","author":"Parashar Angshuman","year":"2010","unstructured":"Angshuman Parashar , Michael Adler , Kermin Fleming , Michael Pellauer , and Joel Emer. LEAP: A Virtual Platform Architecture for FPGAs. In CARL '10: The 1st Workshop on the Intersections of Computer Architecture and Reconfigurable Logic , 2010 . Angshuman Parashar, Michael Adler, Kermin Fleming, Michael Pellauer, and Joel Emer. LEAP: A Virtual Platform Architecture for FPGAs. In CARL '10: The 1st Workshop on the Intersections of Computer Architecture and Reconfigurable Logic, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629986"},{"key":"e_1_3_2_1_19_1","volume-title":"HAsim: FPGA-Based High-Detail Multicore Simulation Using Time-Division Multiplexing. In The 17th International Symposium on High-Performance Computer Architecture (HPCA)","author":"Pellauer M.","year":"2011","unstructured":"M. Pellauer , M. Adler , M. Kinsy , A. Parashar , and J. Emer . HAsim: FPGA-Based High-Detail Multicore Simulation Using Time-Division Multiplexing. In The 17th International Symposium on High-Performance Computer Architecture (HPCA) , February 2011 . M. Pellauer, M. Adler, M. Kinsy, A. Parashar, and J. Emer. HAsim: FPGA-Based High-Detail Multicore Simulation Using Time-Division Multiplexing. In The 17th International Symposium on High-Performance Computer Architecture (HPCA), February 2011."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344685"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201314"},{"key":"e_1_3_2_1_23_1","volume-title":"Multiple FPGA Partitioning Tools and Their Performance. Private communication","author":"Snyder Todd","year":"2011","unstructured":"Todd Snyder . Multiple FPGA Partitioning Tools and Their Performance. Private communication , 2011 . Todd Snyder. Multiple FPGA Partitioning Tools and Their Performance. Private communication, 2011."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370522-8.50039-X"},{"key":"e_1_3_2_1_25_1","volume-title":"Vijayaraghavan and Arvind. Bounded Dataflow Networks and Latency-Insensitive Circuits. In MEMOCODE'09","author":"Muralidran","year":"2009","unstructured":"Muralidran Vijayaraghavan and Arvind. Bounded Dataflow Networks and Latency-Insensitive Circuits. In MEMOCODE'09 , Cambridge, MA , 2009 . Muralidran Vijayaraghavan and Arvind. Bounded Dataflow Networks and Latency-Insensitive Circuits. In MEMOCODE'09, Cambridge, MA, 2009."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164669"}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145725","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:51Z","timestamp":1750240491000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145725"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":26,"alternative-id":["10.1145\/2145694.2145725","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145725","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}