{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:15Z","timestamp":1750307175447,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145737","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"245-254","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs"],"prefix":"10.1145","author":[{"given":"Assem A.M.","family":"Bsoul","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"MOSIS Scalable CMOS Design Rules. http:\/\/www.mosis.com\/Technical\/Designrules\/scmos.  MOSIS Scalable CMOS Design Rules. http:\/\/www.mosis.com\/Technical\/Designrules\/scmos."},{"key":"e_1_3_2_1_2_1","unstructured":"Stratix II vs. Virtex-4 Power Comparison & Estimation Accuracy. Altera Corp. white paper WP-S20805-01 (v1.0) Aug. 2005.  Stratix II vs. Virtex-4 Power Comparison & Estimation Accuracy. Altera Corp. white paper WP-S20805-01 (v1.0) Aug. 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120985"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010151"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403611"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"volume-title":"Inc.","year":"2007","author":"Henzler S.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"Power-On Current Control In Sleep Transistor Implementations. In VDAT'06","author":"Howard D.","year":"2006"},{"key":"e_1_3_2_1_11_1","unstructured":"J. Hussein M. Klein and M. Hart. Lowering Power at 28 nm with Xilinx 7 Series FPGAs. Xilinx Inc. white paper WP389 (v1.1) Jun. 2011.  J. Hussein M. Klein and M. Hart. Lowering Power at 28 nm with Xilinx 7 Series FPGAs. Xilinx Inc. white paper WP389 (v1.1) Jun. 2011."},{"issue":"3","key":"e_1_3_2_1_12_1","first-page":"6","volume":"3","author":"Kaijian Shi Y.-M. J.","year":"2008","journal-title":"JCP"},{"volume-title":"Springer Publishing Company","year":"2007","author":"Keating M.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871515"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810386"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047123"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016855"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"e_1_3_2_1_19_1","first-page":"376","volume-title":"Power Grid Analysis Benchmarks. In ASPDAC'08","author":"Nassif S. R.","year":"2008"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"issue":"2","key":"e_1_3_2_1_21_1","first-page":"305","article-title":"Leakage Current Mechanisms and Leakage Reduction Techniques","volume":"91","author":"Roy K.","year":"2003","journal-title":"Deep-Submicrometer CMOS Circuits. Proce. of the IEEE"},{"key":"e_1_3_2_1_22_1","first-page":"163","volume-title":"SOCC'07","author":"Shi K.","year":"2007"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117203"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145737","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145694.2145737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:51Z","timestamp":1750240491000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145737"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":24,"alternative-id":["10.1145\/2145694.2145737","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145737","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}