{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:15Z","timestamp":1750307175882,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145742","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"265-265","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Timing yield improvement of FPGAs utilizing enhanced architectures and multiple configurations under process variation (abstract only)"],"prefix":"10.1145","author":[{"given":"Fatemeh Sadat","family":"Pourhashemi","sequence":"first","affiliation":[{"name":"Amirkabir University of Technology, Tehran, Iran"}]},{"given":"Morteza","family":"Saheb Zamani","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology, Tehran, Iran"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Y. Lin M. Hutton and L. He \"Placement and timing for FPGAs considering variations \" in Proceedings of the International Conference on Field Programmable Logic and Applications pp. 1--7 2006.  Y. Lin M. Hutton and L. He \"Placement and timing for FPGAs considering variations \" in Proceedings of the International Conference on Field Programmable Logic and Applications pp. 1--7 2006.","DOI":"10.1109\/FPL.2006.311192"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331899"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"L. Cheng J. Xiong L. He and M. Hutton \"FPGA performance optimization via chipwise placement considering process variations \" in Proceedings of the International Conference on Field Programmable Logic and Applications pp. 1--6 2006.  L. Cheng J. Xiong L. He and M. Hutton \"FPGA performance optimization via chipwise placement considering process variations \" in Proceedings of the International Conference on Field Programmable Logic and Applications pp. 1--6 2006.","DOI":"10.1109\/FPL.2006.311193"},{"key":"e_1_3_2_1_4_1","unstructured":"H. Wong L. Cheng Y. Lin and L. He \"FPGA device and architecture evaluation considering process variations \" in Proceedings of International Conference on Computer-Aided Design pp. 19--24 2005.   H. Wong L. Cheng Y. Lin and L. He \"FPGA device and architecture evaluation considering process variations \" in Proceedings of International Conference on Computer-Aided Design pp. 19--24 2005."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011555"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147069"},{"key":"e_1_3_2_1_8_1","first-page":"503","article-title":"Performance optimization by track swapping on critical paths utilizing random variations for FPGAs","author":"Sugihara Y.","year":"2008","journal-title":"Proceedings of International Conference on Field Programmable Logic and Applications"},{"volume-title":"University of Toronto","year":"2001","author":"Ahmed E.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"e_1_3_2_1_11_1","unstructured":"VPR and T-VPack: Versatile Packing Placement and Routing for FPGAs.\" http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html. Last checked June 19 2009.  VPR and T-VPack: Versatile Packing Placement and Routing for FPGAs.\" http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html. Last checked June 19 2009."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"volume-title":"Canada","year":"2009","author":"Bsoul A.","key":"e_1_3_2_1_13_1"}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145742","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:51Z","timestamp":1750240491000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145742"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":13,"alternative-id":["10.1145\/2145694.2145742","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145742","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}