{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:16Z","timestamp":1750307176236,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145749","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"268-268","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only)"],"prefix":"10.1145","author":[{"given":"Juinn-Dar","family":"Huang","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"given":"Ya-Shih","family":"Huang","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"given":"Mi-Yu","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"given":"Han-Yuan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167715"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.1864012"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_3_2_1_4_1","first-page":"316","volume-title":"Computer Design","author":"Black B.","year":"2004","unstructured":"B. Black , D. W. Nelson , C. Webb , and N. Samra , \" 3D processing technology and its impact on IA32 micro-processors,\" Proc. Int'l Conf . Computer Design , pp. 316 -- 318 , 2004 . B. Black, D. W. Nelson, C. Webb, and N. Samra, \"3D processing technology and its impact on IA32 micro-processors,\" Proc. Int'l Conf. Computer Design, pp. 316--318, 2004."},{"key":"e_1_3_2_1_5_1","first-page":"727","article-title":"Full chip thermal analysis of planar (2D) and vertically integrated (3D) high performance ICs","author":"Im S.","year":"2000","unstructured":"S. Im and K. Banerjee , \" Full chip thermal analysis of planar (2D) and vertically integrated (3D) high performance ICs ,\" Technical Dig. Int'l Electron Devices Meeting , pp. 727 -- 730 , 2000 . S. Im and K. Banerjee, \"Full chip thermal analysis of planar (2D) and vertically integrated (3D) high performance ICs,\" Technical Dig. Int'l Electron Devices Meeting, pp. 727--730, 2000.","journal-title":"Technical Dig. Int'l Electron Devices Meeting"},{"key":"e_1_3_2_1_6_1","first-page":"681","article-title":"Thermal analysis of heterogeneous 3D ICs with various integration scenarios","author":"Chiang T. Y.","year":"2001","unstructured":"T. Y. Chiang , S. J. Souri , C. O. Chui , and K. C. Saraswat , \" Thermal analysis of heterogeneous 3D ICs with various integration scenarios ,\" Technical Dig. Int'l Electron Devices Meeting , pp. 681 -- 684 , 2001 . T. Y. Chiang, S. J. Souri, C. O. Chui, and K. C. Saraswat, \"Thermal analysis of heterogeneous 3D ICs with various integration scenarios,\" Technical Dig. Int'l Electron Devices Meeting, pp. 681--684, 2001.","journal-title":"Technical Dig. Int'l Electron Devices Meeting"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.11"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.159"},{"key":"e_1_3_2_1_9_1","first-page":"1053","volume-title":"Circuits and System","author":"Bhoj S.","year":"2007","unstructured":"S. Bhoj and D. Bhatia , \" Thermal modeling and temperature driven placement for FPGAs,\" Proc. Int'l Symp . Circuits and System , pp. 1053 -- 1056 , 2007 . S. Bhoj and D. Bhatia, \"Thermal modeling and temperature driven placement for FPGAs,\" Proc. Int'l Symp. Circuits and System, pp. 1053--1056, 2007."},{"key":"e_1_3_2_1_10_1","first-page":"701","volume-title":"Field-Programmable Logic Applications","author":"Bhoj S.","year":"2008","unstructured":"S. Bhoj , \"Thermal aware FPGA architectures and CAD,\" Proc. Int'l Conf . Field-Programmable Logic Applications , pp. 701 -- 702 , 2008 . S. Bhoj, \"Thermal aware FPGA architectures and CAD,\" Proc. Int'l Conf. Field-Programmable Logic Applications, pp. 701--702, 2008."},{"key":"e_1_3_2_1_11_1","volume-title":"A novel algorithm for temperature-aware P&R on 3D FPGAs,\" Proc. Int'l Conf. on VLSI and System-on-Chip","author":"Siozios K.","year":"2008","unstructured":"K. Siozios and D. Soudris , \" A novel algorithm for temperature-aware P&R on 3D FPGAs,\" Proc. Int'l Conf. on VLSI and System-on-Chip , 2008 . K. Siozios and D. Soudris, \"A novel algorithm for temperature-aware P&R on 3D FPGAs,\" Proc. Int'l Conf. on VLSI and System-on-Chip, 2008."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"e_1_3_2_1_13_1","first-page":"201","volume-title":"Therminic Workshop","author":"Chu W. K.","year":"1995","unstructured":"W. K. Chu and W. H. Kao , \" A three-dimensional transient electro-thermal simulation system for IC's,\" Proc . Therminic Workshop , pp. 201 -- 207 , 1995 . W. K. Chu and W. H. Kao, \"A three-dimensional transient electro-thermal simulation system for IC's,\" Proc. Therminic Workshop, pp. 201--207, 1995."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640007"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.16"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.136"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233589"},{"key":"e_1_3_2_1_22_1","first-page":"1206","volume-title":"Automation and Test in Europe","author":"Mondal M.","year":"2007","unstructured":"M. Mondal , A. J. Ricketts , S. Kirolos , T. Ragheb , G. Link , N. Vijaykrishnan , and Y. Massoud , \" Thermally robust clocking schemes for 3D integrated circuits,\" Proc. of Conf. Design , Automation and Test in Europe , pp. 1206 -- 1211 , 2007 . M. Mondal, A. J. Ricketts, S. Kirolos, T. Ragheb, G. Link, N. Vijaykrishnan, and Y. Massoud, \"Thermally robust clocking schemes for 3D integrated circuits,\" Proc. of Conf. Design, Automation and Test in Europe, pp. 1206--1211, 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508207"},{"key":"e_1_3_2_1_26_1","volume-title":"Microelectronics Center of North Carolina","author":"Yang S.","year":"1991","unstructured":"S. Yang , \"Logic synthesis and optimization benchmarks user guide,\" Technical Report 1991-IWLS-UG-Saeyang , Microelectronics Center of North Carolina , 1991 . S. Yang, \"Logic synthesis and optimization benchmarks user guide,\" Technical Report 1991-IWLS-UG-Saeyang, Microelectronics Center of North Carolina, 1991."},{"key":"e_1_3_2_1_27_1","unstructured":"ITC'99 Benchmarks. {Online}. Available: http:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html.  ITC'99 Benchmarks. {Online}. Available: http:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html."},{"key":"e_1_3_2_1_28_1","unstructured":"Altera Benchmarks. {Online}. Available: http:\/\/www.eecs.berkeley.edu\/~alanmi\/benchmarks\/altera\/old\/altera12_blif_baf.zip.  Altera Benchmarks. {Online}. Available: http:\/\/www.eecs.berkeley.edu\/~alanmi\/benchmarks\/altera\/old\/altera12_blif_baf.zip."}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145749","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:52Z","timestamp":1750240492000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145749"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":28,"alternative-id":["10.1145\/2145694.2145749","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145749","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}