{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:16Z","timestamp":1750307176117,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T00:00:00Z","timestamp":1329868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,22]]},"DOI":"10.1145\/2145694.2145753","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T18:42:35Z","timestamp":1329936155000},"page":"269-269","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient in-system RTL verification and debugging using FPGAs (abstract only)"],"prefix":"10.1145","author":[{"given":"Proshanta","family":"Saha","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuck","family":"Haymes","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ralph","family":"Bellofatto","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernard","family":"Brezzo","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Kapur","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sameh","family":"Asaad","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,22]]},"reference":[{"volume-title":"23rd Hot Chips Symposium","year":"2011","author":"Haring Q","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_3_1","first-page":"54","volume-title":"FPL 2007. International Conference on, vol., no.","author":"Krasnov A.","year":"2007"},{"key":"e_1_3_2_1_4_1","first-page":"148","volume-title":"Proceedings. 14th IEEE International Workshop on, vol., no.","author":"Chen Chang","year":"2003"},{"key":"e_1_3_2_1_5_1","unstructured":"UltraSPARC T2 http:\/\/www.opensparc.net\/whats-new\/2009-q3\/opensparc-t2-hw-13-released.html  UltraSPARC T2 http:\/\/www.opensparc.net\/whats-new\/2009-q3\/opensparc-t2-hw-13-released.html"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"e_1_3_2_1_8_1","unstructured":"S. Asaad R. Belloffatto B. Brezzo C. Haymes M. Kapur B. Parker T. Rower J. Tierno \"Method and Infrastructure for Cycle-Reproducible Simulation on Large Scale Digital Circuits on a Coordinated Set of Field Programmable Gate Arrays (FPGAs)\" US Patent Application YOR920100447US1.  S. Asaad R. Belloffatto B. Brezzo C. Haymes M. Kapur B. Parker T. Rower J. Tierno \"Method and Infrastructure for Cycle-Reproducible Simulation on Large Scale Digital Circuits on a Coordinated Set of Field Programmable Gate Arrays (FPGAs)\" US Patent Application YOR920100447US1."},{"key":"e_1_3_2_1_9_1","unstructured":"Xilinx Inc. \"ChipScope Pro 11.1 Software and Cores User Guide\" http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx11\/chipscope_pro_sw_cores_11_1_ug029.pdf 2010.  Xilinx Inc. \"ChipScope Pro 11.1 Software and Cores User Guide\" http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx11\/chipscope_pro_sw_cores_11_1_ug029.pdf 2010."},{"key":"e_1_3_2_1_10_1","unstructured":"Altera Inc. \"Section IV. In-System Design Debugging\" http:\/\/www.altera.com\/literature\/hb\/qts\/qts_qii5v3_05.pdf 2010.  Altera Inc. \"Section IV. In-System Design Debugging\" http:\/\/www.altera.com\/literature\/hb\/qts\/qts_qii5v3_05.pdf 2010."},{"key":"e_1_3_2_1_11_1","unstructured":"Synopsys Inc. \"Synplicity Identify: Simulator-like Visibility into Hardware Debug\" http:\/\/www.synplicity.com\/Tools\/Implementation\/FPGAImplementation\/CapsuleModule\/identify_ds.pdf 2010.  Synopsys Inc. \"Synplicity Identify: Simulator-like Visibility into Hardware Debug\" http:\/\/www.synplicity.com\/Tools\/Implementation\/FPGAImplementation\/CapsuleModule\/identify_ds.pdf 2010."},{"key":"e_1_3_2_1_12_1","unstructured":"SGI Inc. \"SGI RASC RC100 Blade\" http:\/\/www.sgi.com\/pdfs\/3920.pdf  SGI Inc. \"SGI RASC RC100 Blade\" http:\/\/www.sgi.com\/pdfs\/3920.pdf"},{"key":"e_1_3_2_1_13_1","unstructured":"FPGAXpose \"Sandbyte FPGAXpose 1.5 - Fix Runtime Errors Faster\" http:\/\/www.sandbyte.com\/FPGAXposeDataSheet.pdf 2010.  FPGAXpose \"Sandbyte FPGAXpose 1.5 - Fix Runtime Errors Faster\" http:\/\/www.sandbyte.com\/FPGAXposeDataSheet.pdf 2010."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.71"},{"key":"e_1_3_2_1_15_1","unstructured":"Cadence \"Incisive Palladium series Document\" http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/incisive_enterprise_palladium.pdf 2010.  Cadence \"Incisive Palladium series Document\" http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/incisive_enterprise_palladium.pdf 2010."},{"key":"e_1_3_2_1_16_1","first-page":"1170","article-title":"UNSHADES-1: an advanced tool for in-system run-time hardware debugging","volume":"0302","author":"Aguirre J. N.","year":"2003","journal-title":"Lecture Notes in Computer Science. N 2778. Ed Springer-Verlag. ISSN."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.06.009"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723160"},{"key":"e_1_3_2_1_19_1","unstructured":"Xilinx \"Virtex FPGA Series Configuration and Readback\" March 11 2005 http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp138.pdf  Xilinx \"Virtex FPGA Series Configuration and Readback\" March 11 2005 http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp138.pdf"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"}],"event":{"name":"FPGA '12: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '12"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145753","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:52Z","timestamp":1750240492000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145694.2145753"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,22]]},"references-count":20,"alternative-id":["10.1145\/2145694.2145753","10.1145\/2145694"],"URL":"https:\/\/doi.org\/10.1145\/2145694.2145753","relation":{},"subject":[],"published":{"date-parts":[[2012,2,22]]},"assertion":[{"value":"2012-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}