{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:14Z","timestamp":1772164034442,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T00:00:00Z","timestamp":1330128000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,25]]},"DOI":"10.1145\/2145816.2145849","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T07:58:45Z","timestamp":1330415925000},"page":"257-266","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Revisiting the combining synchronization technique"],"prefix":"10.1145","author":[{"given":"Panagiota","family":"Fatourou","sequence":"first","affiliation":[{"name":"Department of Computer Science University of Crete & FORTH ICS, Heraklion, Greece"}]},{"given":"Nikolaos D.","family":"Kallimanis","sequence":"additional","affiliation":[{"name":"Department of Computer Science University of Ioannina, Ioannina, Greece"}]}],"member":"320","published-online":{"date-parts":[[2012,2,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379232"},{"key":"e_1_3_2_1_3_1","volume-title":"Blade Computing with the AMD Opteron Processor (Magny-Cours). Hot chips","author":"Conway P.","year":"2009","unstructured":"P. Conway , N. Kalyanasundharam , G. Donley , K. Lepak , and B. Hughes . Blade Computing with the AMD Opteron Processor (Magny-Cours). Hot chips 21, August 2009 . P. Conway, N. Kalyanasundharam, G. Donley, K. Lepak, and B. Hughes. Blade Computing with the AMD Opteron Processor (Magny-Cours). Hot chips 21, August 2009."},{"key":"e_1_3_2_1_4_1","volume-title":"Part1","author":"I. Corporation","year":"2011","unstructured":"I. Corporation . Intel(R) 64 and IA-32 Architectures Software Developer's Manual Volume 3A : System Programming Guide , Part1 , January 2011 . I. Corporation. Intel(R) 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part1, January 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989502"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989549"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68188"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/107972.107985"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68187"},{"key":"e_1_3_2_1_11_1","unstructured":"D. Hendler I. Incze N. Shavit and M. Tzafrir. The code for Flat-Combining. http:\/\/github.com\/mit-carbon\/flat-combining.  D. Hendler I. Incze N. Shavit and M. Tzafrir. The code for Flat-Combining. http:\/\/github.com\/mit-carbon\/flat-combining."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810540"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1007912.1007944"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/114005.102808"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/78969.78972"},{"key":"e_1_3_2_1_16_1","unstructured":"N. D. Kallimanis and P. Fatourou. The code for sim universal construction. http:\/\/code.google.com\/p\/sim-universal-construction\/.  N. D. Kallimanis and P. Fatourou. The code for sim universal construction. http:\/\/code.google.com\/p\/sim-universal-construction\/."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/11823285_84"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/645604.662740"},{"key":"e_1_3_2_1_19_1","volume-title":"June","author":"McKenney P. E.","year":"2010","unstructured":"P. E. McKenney . Memory Barriers: a Hardware View for Software Hackers , June 2010 . P. E. McKenney. Memory Barriers: a Hardware View for Software Hackers, June 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"e_1_3_2_1_22_1","volume-title":"June","author":"Devices A. Micro","year":"2010","unstructured":"A. Micro Devices . AMD64 Architecture Programmer's Manual Volume 2: System Programming , June 2010 . A. Micro Devices. AMD64 Architecture Programmer's Manual Volume 2: System Programming, June 2010."},{"key":"e_1_3_2_1_23_1","first-page":"182","volume-title":"Proceedings of International Workshop on Parallel and Distributed Computing for Symbolic and Irregular Applications (PDSIA '99)","author":"Oyama Y.","year":"1999","unstructured":"Y. Oyama , K. Taura , and A. Yonezawa . Executing parallel programs with synchronization bottlenecks efficiently . In Proceedings of International Workshop on Parallel and Distributed Computing for Symbolic and Irregular Applications (PDSIA '99) , pages 182 -- 204 , 1999 . Y. Oyama, K. Taura, and A. Yonezawa. Executing parallel programs with synchronization bottlenecks efficiently. In Proceedings of International Workshop on Parallel and Distributed Computing for Symbolic and Irregular Applications (PDSIA '99), pages 182 -- 204, 1999."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822810"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/235543.235546"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1621"},{"key":"e_1_3_2_1_28_1","first-page":"9","article-title":"The SPARC Architecture Manual","author":"Weaver D. L.","year":"1994","unstructured":"D. L. Weaver and T. Germond . The SPARC Architecture Manual , Version 9 , 1994 . D. L. Weaver and T. Germond. The SPARC Architecture Manual, Version 9, 1994.","journal-title":"Version"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676921"}],"event":{"name":"PPoPP '12: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"New Orleans Louisiana USA","acronym":"PPoPP '12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145816.2145849","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145816.2145849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:52Z","timestamp":1750226092000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145816.2145849"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,25]]},"references-count":27,"alternative-id":["10.1145\/2145816.2145849","10.1145\/2145816"],"URL":"https:\/\/doi.org\/10.1145\/2145816.2145849","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2370036.2145849","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,2,25]]},"assertion":[{"value":"2012-02-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}