{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:15Z","timestamp":1772164035920,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T00:00:00Z","timestamp":1330128000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,25]]},"DOI":"10.1145\/2145816.2145856","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T07:58:45Z","timestamp":1330415925000},"page":"285-286","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Optimizing remote accesses for offloaded kernels"],"prefix":"10.1145","author":[{"given":"Christophe","family":"Alias","sequence":"first","affiliation":[{"name":"Compsys, LIP, UMR 5668 CNRS, INRIA, ENS-Lyon, UCB-Lyon, Lyon, France"}]},{"given":"Alain","family":"Darte","sequence":"additional","affiliation":[{"name":"Compsys, LIP, UMR 5668 CNRS, INRIA, ENS-Lyon, UCB-Lyon, Lyon, France"}]},{"given":"Alexandru","family":"Plesco","sequence":"additional","affiliation":[{"name":"Compsys, LIP, UMR 5668 CNRS, INRIA, ENS-Lyon, UCB-Lyon, Lyon, France"}]}],"member":"320","published-online":{"date-parts":[[2012,2,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254766.1254778"},{"key":"e_1_3_2_1_2_1","first-page":"329","volume-title":"IEEE Int. Conference ASAP'10","author":"Alias C.","year":"2010","unstructured":"C. Alias , A. Darte , and A. Plesco . Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators .In IEEE Int. Conference ASAP'10 , pages 329 -- 332 , July 2010 . C. Alias, A. Darte, and A. Plesco. Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators.In IEEE Int. Conference ASAP'10, pages 329--332, July 2010."},{"key":"e_1_3_2_1_3_1","volume-title":"Inria","author":"Alias C.","year":"2011","unstructured":"C. Alias , A. Darte , and A. Plesco . Program analysis and source-level communication optimizations for HLS. TR 7648 , Inria , June 2011 . C. Alias, A. Darte, and A. Plesco. Program analysis and source-level communication optimizations for HLS. TR 7648, Inria, June 2011."},{"key":"e_1_3_2_1_4_1","volume-title":"Inria","author":"Alias C.","year":"2011","unstructured":"C. Alias , A. Darte , and A. Plesco . Kernel offloading with optimized remote accesses. TR 7697 , Inria , July 2011 . C. Alias, A. Darte, and A. Plesco. Kernel offloading with optimized remote accesses. TR 7697, Inria, July 2011."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345210"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065948"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.13"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024937"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1457713"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.167"},{"key":"e_1_3_2_1_11_1","volume-title":"International Journal of Parallel Programming}, 20(1):23--53","author":"Feautrier P.","year":"1991","unstructured":"P. Feautrier . Dataflow analysis of array and scalar references . International Journal of Parallel Programming}, 20(1):23--53 , Feb. 1991 . P. Feautrier. Dataflow analysis of array and scalar references. International Journal of Parallel Programming}, 20(1):23--53, Feb. 1991."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(97)00089-6"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230807"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735698"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514077"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/353939"}],"event":{"name":"PPoPP '12: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"New Orleans Louisiana USA","acronym":"PPoPP '12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145816.2145856","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2145816.2145856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:52Z","timestamp":1750226092000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2145816.2145856"}},"subtitle":["application to high-level synthesis for FPGA"],"short-title":[],"issued":{"date-parts":[[2012,2,25]]},"references-count":16,"alternative-id":["10.1145\/2145816.2145856","10.1145\/2145816"],"URL":"https:\/\/doi.org\/10.1145\/2145816.2145856","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2370036.2145856","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,2,25]]},"assertion":[{"value":"2012-02-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}