{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:24Z","timestamp":1750307244989,"version":"3.41.0"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2012,3]]},"abstract":"<jats:p>Today's SoCs are complex designs with multiple embedded processors, memory subsystems, and application specific peripherals. The memory architecture of embedded SoCs strongly influences the power and performance of the entire system. Further, the memory subsystem constitutes a major part (typically up to 70%) of the silicon area for the current day SoC. In this article, we address the on-chip memory architecture exploration for DSP processors which are organized as multiple memory banks, where banks can be single\/dual ported with non-uniform bank sizes. In this paper we propose two different methods for physical memory architecture exploration and identify the strengths and applicability of these methods in a systematic way. Both methods address the memory architecture exploration for a given target application by considering the application's data access characteristics and generates a set of Pareto-optimal design points that are interesting from a power, performance and VLSI area perspective. To the best of our knowledge, this is the first comprehensive work on memory space exploration at physical memory level that integrates data layout and memory exploration to address the system objectives from both hardware design and application software development perspective. Further we propose an automatic framework that explores the design space identifying 100's of Pareto-optimal design points within a few hours of running on a standard desktop configuration.<\/jats:p>","DOI":"10.1145\/2146417.2146422","type":"journal-article","created":{"date-parts":[[2012,4,3]],"date-time":"2012-04-03T14:56:22Z","timestamp":1333464982000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["On-chip memory architecture exploration framework for DSP processor-based embedded system on chip"],"prefix":"10.1145","volume":"11","author":[{"given":"T.S. Rajesh","family":"Kumar","sequence":"first","affiliation":[{"name":"ST-Ericsson India Ltd., Bangalore, India"}]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[{"name":"Indian Institue of Science, Bangalore, India"}]},{"given":"C.P.","family":"Ravikumar","sequence":"additional","affiliation":[{"name":"Texas Instruments India Pvt Ltd., Bangalore, India"}]}],"member":"320","published-online":{"date-parts":[[2012,4,5]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Acosta R. 2006. Embedded systems gallery. http:\/\/www.eetimes.com\/design\/automotive-design\/4004589\/Verification-challenges-of-embedded-memory-devices.  Acosta R. 2006. Embedded systems gallery. http:\/\/www.eetimes.com\/design\/automotive-design\/4004589\/Verification-challenges-of-embedded-memory-devices."},{"volume-title":"Proceedings of the ACM 2nd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).","author":"Ascia G.","key":"e_1_2_1_2_1","unstructured":"Ascia , G. , Catania , V. , and Palesi , M . 2001. Parameterised system design based on genetic algorithms . In Proceedings of the ACM 2nd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES). Ascia, G., Catania, V., and Palesi, M. 2001. Parameterised system design based on genetic algorithms. In Proceedings of the ACM 2nd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502223"},{"volume-title":"Proceedings of the ACM 3rd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).","author":"Benini L.","key":"e_1_2_1_4_1","unstructured":"Benini , L. , Macchiarulo , L. , Macii , A. , and Poncino , M . 2002. Layout driven memory synthesis for embededed systems-on-chip . In Proceedings of the ACM 3rd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES). Benini, L., Macchiarulo, L., Macii, A., and Poncino, M. 2002. Layout driven memory synthesis for embededed systems-on-chip. In Proceedings of the ACM 3rd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581245"},{"key":"e_1_2_1_6_1","unstructured":"Deb K. 1996. Multi-objective evolutionary algorithms: Introducing bias among pareto-optimal solutions. Tech. rep. IIT Kanpur.  Deb K. 1996. Multi-objective evolutionary algorithms: Introducing bias among pareto-optimal solutions. Tech. rep. IIT Kanpur."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997190"},{"volume-title":"Proceedings of EuroDesign.","author":"Jha P. K.","key":"e_1_2_1_8_1","unstructured":"Jha , P. K. , and Dutt , N. D . 1997. Library mapping for memories . In Proceedings of EuroDesign. Jha, P. K., and Dutt, N. D. 1997. Library mapping for memories. In Proceedings of EuroDesign."},{"volume-title":"Proceedings of the International Workshop on Software and Compilers for Embedded Processors.","author":"Ko M.","key":"e_1_2_1_9_1","unstructured":"Ko , M. , and Bhattacharyya , S . 2003. Data partitioning for DSP software synthesis . In Proceedings of the International Workshop on Software and Compilers for Embedded Processors. Ko, M., and Bhattacharyya, S. 2003. Data partitioning for DSP software synthesis. In Proceedings of the International Workshop on Software and Compilers for Embedded Processors."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2001.941118"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774804"},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Panda P. Dutt N. and Nicolau A. 1998. Memory Issues in Embedded Systems-on-Chip:Optimizations and Exploration. Kluwer Academic Publishers Norwell MA.   Panda P. Dutt N. and Nicolau A. 1998. Memory Issues in Embedded Systems-on-Chip:Optimizations and Exploration. Kluwer Academic Publishers Norwell MA.","DOI":"10.1007\/978-1-4615-5107-2"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348570"},{"volume-title":"Proceedings of the International Conference on VLSI Design.","author":"Rajesh Kumar T.S.","key":"e_1_2_1_14_1","unstructured":"Rajesh Kumar , T.S. , Govindarajan , R. , and Ravikumar , C.P . 2003. Optimal code and data layout for embedded systems . In Proceedings of the International Conference on VLSI Design. Rajesh Kumar, T.S., Govindarajan, R., and Ravikumar, C.P. 2003. Optimal code and data layout for embedded systems. In Proceedings of the International Conference on VLSI Design."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237193"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/224486.224508"},{"key":"e_1_2_1_18_1","unstructured":"SEMATECH. 2001. International technology roadmap for semiconductors. SEMATECH Austin TX.  SEMATECH. 2001. International technology roadmap for semiconductors. SEMATECH Austin TX."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514072"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817116"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502221"},{"key":"e_1_2_1_22_1","volume-title":"Embedded Multiprocecssors: Scheduling and Synchronization. Embedded Computer Systems.","author":"Sriram S.","year":"2000","unstructured":"Sriram , S. , and Bhattacharyya , S. S . 2000 . Embedded Multiprocecssors: Scheduling and Synchronization. Embedded Computer Systems. Sriram, S., and Bhattacharyya, S. S. 2000. Embedded Multiprocecssors: Scheduling and Synchronization. Embedded Computer Systems."},{"volume-title":"Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (in conjunction with PLDI'98","author":"Sundaram A.","key":"e_1_2_1_23_1","unstructured":"Sundaram , A. , and Pande , S . 1998. An efficient data partitioning method for limited memory embedded systems . In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (in conjunction with PLDI'98 . 205--218. Sundaram, A., and Pande, S. 1998. An efficient data partitioning method for limited memory embedded systems. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (in conjunction with PLDI'98. 205--218."},{"volume-title":"Proceedings of Design Automation and Test Europe.","author":"Szymanek R.","key":"e_1_2_1_24_1","unstructured":"Szymanek , R. , Catthoor , F. , and Kuchcinski , K . 2004. Time-energy design space exploration for multi-layer memory architectures . In Proceedings of Design Automation and Test Europe. Szymanek, R., Catthoor, F., and Kuchcinski, K. 2004. Time-energy design space exploration for multi-layer memory architectures. In Proceedings of Design Automation and Test Europe."},{"key":"e_1_2_1_25_1","unstructured":"Texas Instruments 2001. TMS320C55x DSP CPU Reference Guide. Texas Instruments http:\/\/dspvillage.ti.com\/docs\/dspproducthome.html.  Texas Instruments 2001. TMS320C55x DSP CPU Reference Guide. Texas Instruments http:\/\/dspvillage.ti.com\/docs\/dspproducthome.html."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2146417.2146422","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2146417.2146422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:02Z","timestamp":1750243922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2146417.2146422"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,3]]}},"alternative-id":["10.1145\/2146417.2146422"],"URL":"https:\/\/doi.org\/10.1145\/2146417.2146422","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2012,3]]},"assertion":[{"value":"2008-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-04-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}