{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:24Z","timestamp":1772164044588,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,3]]},"DOI":"10.1145\/2150976.2150988","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T08:18:26Z","timestamp":1331021906000},"page":"99-110","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Chameleon"],"prefix":"10.1145","author":[{"given":"Sankaralingam","family":"Panneerselvam","sequence":"first","affiliation":[{"name":"University of Wisconsin, Madison, WI, USA"}]},{"given":"Michael M.","family":"Swift","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, WI, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250720"},{"issue":"3","key":"e_1_3_2_1_2_1","first-page":"169","article-title":"Power management enhancements in the 45nm intel core microarchitecture","volume":"12","author":"Allarey J.","year":"2008","unstructured":"J. Allarey , V. George , and S. Jahagirdar . Power management enhancements in the 45nm intel core microarchitecture . Intel Technical Journal , 12 ( 3 ): 169 -- 178 , oct 2008 . J. Allarey, V. George, and S. Jahagirdar. Power management enhancements in the 45nm intel core microarchitecture. Intel Technical Journal, 12(3):169--178, oct 2008.","journal-title":"Intel Technical Journal"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810113"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. 5th Workshop on Modeling, Benchmarking and Simulation","author":"Bienia C.","year":"2009","unstructured":"C. Bienia and K. Li . PARSEC 2.0: A new benchmark suite for chip-multiprocessors . In Proc. 5th Workshop on Modeling, Benchmarking and Simulation , June 2009 . C. Bienia and K. Li. PARSEC 2.0: A new benchmark suite for chip-multiprocessors. In Proc. 5th Workshop on Modeling, Benchmarking and Simulation, June 2009."},{"key":"e_1_3_2_1_8_1","unstructured":"N. Brookwood. Amd fusion. family of apus: Enabling a superior immersive pc experience. http:\/\/sites.amd.com\/us\/Documents\/48423B_fusion_whitepaper_WEB.pdf Mar 2010.  N. Brookwood. Amd fusion. family of apus: Enabling a superior immersive pc experience. http:\/\/sites.amd.com\/us\/Documents\/48423B_fusion_whitepaper_WEB.pdf Mar 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306782"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555814"},{"key":"e_1_3_2_1_11_1","volume-title":"HotPAR","author":"Colmenares J. A.","year":"2010","unstructured":"J. A. Colmenares , S. Bird , H. Cook , P. Pearce , D. Zhu , J. Shalf , S. Hofmeyr , K. Asanovic , and J. Kubiatowicz . Resource management in the tessellation manycore os . In HotPAR , 2010 . J. A. Colmenares, S. Bird, H. Cook, P. Pearce, D. Zhu, J. Shalf, S. Hofmeyr, K. Asanovic, and J. Kubiatowicz. Resource management in the tessellation manycore os. In HotPAR, 2010."},{"key":"e_1_3_2_1_12_1","unstructured":"J. Corbet. CFS group scheduling. http:\/\/lwn.net\/Articles\/240474\/ 2007.  J. Corbet. CFS group scheduling. http:\/\/lwn.net\/Articles\/240474\/ 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022848"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319169"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(92)90014-E"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898699.1898829"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4330070705"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1809049.1809065"},{"key":"e_1_3_2_1_24_1","volume-title":"http:\/\/www.intel.com\/design\/chipsets\/datashts\/29056601.pdf","author":"Intel Corp. 82093AA I\/O ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (IOAPIC).","year":"1996","unstructured":"Intel Corp. 82093AA I\/O ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (IOAPIC). http:\/\/www.intel.com\/design\/chipsets\/datashts\/29056601.pdf , 1996 . Intel Corp. 82093AA I\/O ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (IOAPIC). http:\/\/www.intel.com\/design\/chipsets\/datashts\/29056601.pdf, 1996."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel Corp. Thermal protection and monitoring features: A software perspective. http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/downloads\/54118.htm 2005.  Intel Corp. Thermal protection and monitoring features: A software perspective. http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/downloads\/54118.htm 2005."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454146"},{"key":"e_1_3_2_1_28_1","volume-title":"Dec","author":"Jones M. T.","year":"2009","unstructured":"M. T. Jones . Inside the linux 2.6 completely fair scheduler , Dec 2009 . http:\/\/www.ibm.com\/developerworks\/linux\/library\/l-completely-fair-scheduler\/. M. T. Jones. Inside the linux 2.6 completely fair scheduler, Dec 2009. http:\/\/www.ibm.com\/developerworks\/linux\/library\/l-completely-fair-scheduler\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870981"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277852"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_33_1","unstructured":"M. Laux. Solaris processor sets made easy. http:\/\/developers.sun.com\/solaris\/articles\/solaris_processor.html 2001.  M. Laux. Solaris processor sets made easy. http:\/\/developers.sun.com\/solaris\/articles\/solaris_processor.html 2001."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1287\/ited.2.3.101"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854329"},{"key":"e_1_3_2_1_39_1","volume-title":"Proc. of the Ottawa Linux Symposium","author":"McKenney P. E.","year":"2001","unstructured":"P. E. McKenney , J. Appavoo , A. Kleen , O. Krieger , , R. Russell , D. Sarma , and M. Soni . Read-copy update . In Proc. of the Ottawa Linux Symposium , July 2001 . P. E. McKenney, J. Appavoo, A. Kleen, O. Krieger, , R. Russell, D. Sarma, and M. Soni. Read-copy update. In Proc. of the Ottawa Linux Symposium, July 2001."},{"key":"e_1_3_2_1_40_1","unstructured":"Microsoft Corp. New NUMA Support with Windows Server 2008 R2 and Windows 7. http:\/\/archive.msdn.microsoft.com\/64plusLP 2008.  Microsoft Corp. New NUMA Support with Windows Server 2008 R2 and Windows 7. http:\/\/archive.msdn.microsoft.com\/64plusLP 2008."},{"key":"e_1_3_2_1_41_1","unstructured":"Microsoft Corp. Processor power management in windows 7 windows server 2008 r2. http:\/\/download.microsoft.com\/download\/3\/0\/2\/3027D574-C433--412A-A8B6--5E0A75D5B237\/ProcPowerMgmtWin7.docx Jan. 2010.  Microsoft Corp. Processor power management in windows 7 windows server 2008 r2. http:\/\/download.microsoft.com\/download\/3\/0\/2\/3027D574-C433--412A-A8B6--5E0A75D5B237\/ProcPowerMgmtWin7.docx Jan. 2010."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.47"},{"key":"e_1_3_2_1_43_1","first-page":"181","volume-title":"Proc. of the Ottawa Linux Symposium","author":"Mwaikambo Z.","year":"2004","unstructured":"Z. Mwaikambo , R. Russell , A. Raj , and J. Schopp . Linux kernel hotplug CPU support . In Proc. of the Ottawa Linux Symposium , pages 181 -- 194 , 2004 . Z. Mwaikambo, R. Russell, A. Raj, and J. Schopp. Linux kernel hotplug CPU support. In Proc. of the Ottawa Linux Symposium, pages 181--194, 2004."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/520793.825732"},{"key":"e_1_3_2_1_45_1","first-page":"22","volume-title":"Proc. of the 3rd ICDCS","author":"Ousterhout J.","year":"1982","unstructured":"J. Ousterhout . Scheduling techniques for concurrent systems . In Proc. of the 3rd ICDCS , pages 22 -- 30 , 1982 . J. Ousterhout. Scheduling techniques for concurrent systems. In Proc. of the 3rd ICDCS, pages 22--30, 1982."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/822083.823222"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.08.020"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_51_1","first-page":"337","volume-title":"Proc. of the Ottawa Linux Symposium","author":"Siddha S.","year":"2006","unstructured":"S. Siddha and V. Pallipadi . Chip multi processing aware Linux kernel scheduler . In Proc. of the Ottawa Linux Symposium , pages 337 -- 348 , 2006 . S. Siddha and V. Pallipadi. Chip multi processing aware Linux kernel scheduler. In Proc. of the Ottawa Linux Symposium, pages 337--348, 2006."},{"key":"e_1_3_2_1_52_1","volume-title":"International Conference on Computer Design","author":"Smith S. P.","year":"2006","unstructured":"S. P. Smith . Dynamic scheduling and resource management in heterogeneous computing environments with reconfigurable hardware . In International Conference on Computer Design , 2006 . S. P. Smith. Dynamic scheduling and resource management in heterogeneous computing environments with reconfigurable hardware. In International Conference on Computer Design, 2006."},{"key":"e_1_3_2_1_53_1","unstructured":"W. Stanek. Windows Server 2008 R2: A primer. http:\/\/technet.microsoft.com\/en-us\/magazine\/ee677582.aspx Nov. 2009.  W. Stanek. Windows Server 2008 R2: A primer. http:\/\/technet.microsoft.com\/en-us\/magazine\/ee677582.aspx Nov. 2009."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_56_1","unstructured":"Texas Instruments. OMAP 5 platform. http:\/\/www.ti.com\/ww\/en\/omap\/omap5\/omap5-OMAP5430.html 2011.  Texas Instruments. OMAP 5 platform. http:\/\/www.ti.com\/ww\/en\/omap\/omap5\/omap5-OMAP5430.html 2011."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508265"},{"key":"e_1_3_2_1_58_1","volume-title":"Proc. USENIX ATC","author":"Zhang X.","year":"2009","unstructured":"X. Zhang , S. Dwarkadas , and K. Shen . Hardware execution throttling for multi-core resource management . In Proc. USENIX ATC , 2009 . X. Zhang, S. Dwarkadas, and K. Shen. Hardware execution throttling for multi-core resource management. In Proc. USENIX ATC, 2009."}],"event":{"name":"ASPLOS'12: Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems","location":"London England, UK","acronym":"ASPLOS'12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2150988","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2150976.2150988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:44Z","timestamp":1750226084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2150988"}},"subtitle":["operating system support for dynamic processors"],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":58,"alternative-id":["10.1145\/2150976.2150988","10.1145\/2150976"],"URL":"https:\/\/doi.org\/10.1145\/2150976.2150988","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2189750.2150988","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2248487.2150988","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,3,3]]},"assertion":[{"value":"2012-03-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}