{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:16Z","timestamp":1772164036830,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,3]]},"DOI":"10.1145\/2150976.2150999","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T08:18:26Z","timestamp":1331021906000},"page":"211-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Applying transactional memory to concurrency bugs"],"prefix":"10.1145","author":[{"given":"Haris","family":"Volos","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}]},{"given":"Andres Jaan","family":"Tack","sequence":"additional","affiliation":[{"name":"Skype Limited, Tallinn, Estonia"}]},{"given":"Michael M.","family":"Swift","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}]},{"given":"Shan","family":"Lu","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Hot Chips","author":"Blue The IBM","year":"2011","unstructured":"The IBM Blue Gene\/Q compute chip with SIMD floating-point unit . Hot Chips 23, Aug. 2011 . The IBM Blue Gene\/Q compute chip with SIMD floating-point unit. Hot Chips 23, Aug. 2011."},{"key":"e_1_3_2_1_2_1","unstructured":"A.-R. Adl-Tabatabai and T. Shpeisman. Draft specification of transactional language constructs for C+ version 1.0. http:\/\/software.intel.com\/file\/21569 Aug. 2009.  A.-R. Adl-Tabatabai and T. Shpeisman. Draft specification of transactional language constructs for C+ version 1.0. http:\/\/software.intel.com\/file\/21569 Aug. 2009."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD Corporation. Advanced synchronization facility: Proposed architectural specification rev. 2.1. http:\/\/developer.amd.com\/assets\/45432-ASF_Spec_2.1.pdf Mar. 2009.  AMD Corporation. Advanced synchronization facility: Proposed architectural specification rev. 2.1. http:\/\/developer.amd.com\/assets\/45432-ASF_Spec_2.1.pdf Mar. 2009."},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. of the 2nd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Baugh L.","year":"2007","unstructured":"L. Baugh and C. Zilles . An analysis of I\/O and syscalls in critical sections and their implications for transactional memory . In Proc. of the 2nd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Aug. 2007 . L. Baugh and C. Zilles. An analysis of I\/O and syscalls in critical sections and their implications for transactional memory. In Proc. of the 2nd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Aug. 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250667"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400214.1400228"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375619"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755945"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1888781.1888788"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542494"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of the 4rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Dudnik P.","year":"2009","unstructured":"P. Dudnik and M. M. Swift . Condition variables and transactional memory: Problem or opportunity? In Proc. of the 4rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Feb. 2009 . P. Dudnik and M. M. Swift. Condition variables and transactional memory: Problem or opportunity? In Proc. of the 4rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Feb. 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1190216.1190260"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855056"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065952"},{"key":"e_1_3_2_1_23_1","unstructured":"HIPEAC. Gcc for transactional memory. http:\/\/www.hipeac.net\/node\/2419.  HIPEAC. Gcc for transactional memory. http:\/\/www.hipeac.net\/node\/2419."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel. Intel C+ S\u2122 compiler Prototype edition. http:\/\/software.intel.com\/en-us\/articles\/intel-c-stm-compiler-prototype%-edition\/ 2009.  Intel. Intel C+ S\u2122 compiler Prototype edition. http:\/\/software.intel.com\/en-us\/articles\/intel-c-stm-compiler-prototype%-edition\/ 2009."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993544"},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. of the 8th USENIX Symp. on Operating Systems Design and Implementation","author":"Jula H.","year":"2008","unstructured":"H. Jula , D. M. Tralamazza , C. Zamfir , and G. Candea . Deadlock immunity: Enabling systems to defend against deadlocks . In Proc. of the 8th USENIX Symp. on Operating Systems Design and Implementation , Dec. 2008 . H. Jula, D. M. Tralamazza, C. Zamfir, and G. Candea. Deadlock immunity: Enabling systems to defend against deadlocks. In Proc. of the 8th USENIX Symp. on Operating Systems Design and Implementation, Dec. 2008."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378585"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/800215.806568"},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. of the 2nd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Lev Y.","year":"2007","unstructured":"Y. Lev , M. Moir , and D. Nussbaum . Ph\u2122: Phased transactional memory . In Proc. of the 2nd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Aug. 2007 . Y. Lev, M. Moir, and D. Nussbaum. Ph\u2122: Phased transactional memory. In Proc. of the 2nd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Aug. 2007."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346323"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.4"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111068"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_35_1","unstructured":"Mozilla. Performance: Page load and DHTML performance. http:\/\/wiki.mozilla.org\/Performance:Home_Page Mar. 2010.  Mozilla. Performance: Page load and DHTML performance. http:\/\/wiki.mozilla.org\/Performance:Home_Page Mar. 2010."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1449764.1449780"},{"key":"e_1_3_2_1_37_1","volume-title":"Technical Report 2009--12","author":"Pankratius V.","year":"2009","unstructured":"V. Pankratius . Does transactional memory keep its promises? Results from an empirical study. Technical Report 2009--12 , University of Karlsruhe , Germany, Sept . 2009 . V. Pankratius. Does transactional memory keep its promises? Results from an empirical study. Technical Report 2009--12, University of Karlsruhe, Germany, Sept. 2009."},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. of the 6th ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Pohlack M.","year":"2011","unstructured":"M. Pohlack and S. Diestelhorst . From lightweight hardware transactional memory to lightweight lock elision . In Proc. of the 6th ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , June 2011 . M. Pohlack and S. Diestelhorst. From lightweight hardware transactional memory to lightweight lock elision. In Proc. of the 6th ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, June 2011."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629591"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095810.1095833"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508266"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605399"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250675"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1294261.1294271"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693462"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519094"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1583991.1584012"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.55"},{"key":"e_1_3_2_1_51_1","volume-title":"Proc. of the 3rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Swift M. M.","year":"2008","unstructured":"M. M. Swift , H. Volos , N. Goyal , L. Yen , M. D. Hill , and D. A. Wood . OS support for virtualizing hardware transactional memory . In Proc. of the 3rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Feb. 2008 . M. M. Swift, H. Volos, N. Goyal, L. Yen, M. D. Hill, and D. A. Wood. OS support for virtualizing hardware transactional memory. In Proc. of the 3rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Feb. 2008."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.20"},{"key":"e_1_3_2_1_53_1","volume-title":"Proc. of the 3rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Volos H.","year":"2008","unstructured":"H. Volos , N. Goyal , and M. M. Swift . Pathological interaction of locks with transactional memory . In Proc. of the 3rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Feb. 2008 . H. Volos, N. Goyal, and M. M. Swift. Pathological interaction of locks with transactional memory. In Proc. of the 3rd ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Feb. 2008."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519093"},{"key":"e_1_3_2_1_55_1","unstructured":"Webkit. Sunspider javascript benchmark. http:\/\/www2.webkit.org\/perf\/sunspider-0.9\/sunspider.html.  Webkit. Sunspider javascript benchmark. http:\/\/www2.webkit.org\/perf\/sunspider-0.9\/sunspider.html."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378584"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/775323.775325"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/1924943.1924955"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504183"}],"event":{"name":"ASPLOS'12: Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems","location":"London England, UK","acronym":"ASPLOS'12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2150999","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2150976.2150999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:44Z","timestamp":1750226084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2150999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":60,"alternative-id":["10.1145\/2150976.2150999","10.1145\/2150976"],"URL":"https:\/\/doi.org\/10.1145\/2150976.2150999","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2189750.2150999","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2248487.2150999","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,3,3]]},"assertion":[{"value":"2012-03-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}