{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:14Z","timestamp":1772164034194,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,3]]},"DOI":"10.1145\/2150976.2151003","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T08:18:26Z","timestamp":1331021906000},"page":"249-260","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":47,"title":["CRUISE"],"prefix":"10.1145","author":[{"given":"Aamer","family":"Jaleel","sequence":"first","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Hashem H.","family":"Najaf-abadi","sequence":"additional","affiliation":[{"name":"Intel Corporation, Folsom, CA, USA"}]},{"given":"Samantika","family":"Subramaniam","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Simon C.","family":"Steely","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Corporation. Next leap in microprocessor architecture: Intel core duo. White paper. http:\/\/ces2006.akamai.com.edgesuite.net\/yonahassets\/CoreDuo_WhitePaper.pdf.  Intel Corporation. Next leap in microprocessor architecture: Intel core duo. White paper. http:\/\/ces2006.akamai.com.edgesuite.net\/yonahassets\/CoreDuo_WhitePaper.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"Intel. Intel Core i7 Processor. http:\/\/www.intel.com\/products\/processor\/corei7\/specifications.ht.  Intel. Intel Core i7 Processor. http:\/\/www.intel.com\/products\/processor\/corei7\/specifications.ht."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.40"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_9_1","volume-title":"MoBS","author":"Jaleel A.","year":"2008","unstructured":"A. Jaleel , R. S. Cohn , C. K. Luk , and B. Jacob . CMP$im: A Pin-Based On-The-Fly Multi-Core Cache Simulator . In MoBS , 2008 . A. Jaleel, R. S. Cohn, C. K. Luk, and B. Jacob. CMP$im: A Pin-Based On-The-Fly Multi-Core Cache Simulator. In MoBS, 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.15"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_17_1","unstructured":"J. Liedtke H. Haertig and M. Hohmuth. OS-Controlled Cache Predicatbility for Real-Time Systems. In RTAS-97.   J. Liedtke H. Haertig and M. Hohmuth. OS-Controlled Cache Predicatbility for Real-Time Systems. In RTAS-97."},{"key":"e_1_3_2_1_18_1","volume-title":"HPCA","author":"Lin J.","year":"2008","unstructured":"J. Lin , Q. Lu , X. Ding , Z. Zhang , and P. Sadayappan . Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems . In HPCA , 2008 . J. Lin, Q. Lu, X. Ding, Z. Zhang, and P. Sadayappan. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems. In HPCA, 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_20_1","first-page":"164","volume-title":"ISPASS","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin . Balancing throughput and fairness in smt processors . In ISPASS , pages 164 -- 171 , 2001 . K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. In ISPASS, pages 164--171, 2001."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919643"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_31_1","volume-title":"HPCA'2002","author":"Suh G. E.","unstructured":"G. E. Suh , S. Devadas , and L. Rudolph . A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning . In HPCA'2002 . G. E. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In HPCA'2002."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000099"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"e_1_3_2_1_35_1","volume-title":"CMP-MSI","author":"Xie Y.","year":"2008","unstructured":"Y. Xie and G. H. Loh . Dynamic Classification of Program Memory Behaviors in CMPs . In CMP-MSI , 2008 . Y. Xie and G. H. Loh. Dynamic Classification of Program Memory Behaviors in CMPs. In CMP-MSI, 2008."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854307"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"event":{"name":"ASPLOS'12: Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems","location":"London England, UK","acronym":"ASPLOS'12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2151003","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2150976.2151003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:44Z","timestamp":1750226084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2151003"}},"subtitle":["cache replacement and utility-aware scheduling"],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":38,"alternative-id":["10.1145\/2150976.2151003","10.1145\/2150976"],"URL":"https:\/\/doi.org\/10.1145\/2150976.2151003","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2189750.2151003","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2248487.2151003","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,3,3]]},"assertion":[{"value":"2012-03-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}