{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:16Z","timestamp":1772164036529,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,3]]},"DOI":"10.1145\/2150976.2151023","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T08:18:26Z","timestamp":1331021906000},"page":"451-462","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Region scheduling"],"prefix":"10.1145","author":[{"given":"Min","family":"Lee","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Karsten","family":"Schwan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_2_1","volume-title":"USENIX 2005 Annual Technical Conference.","author":"Fedorova Alexandra"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735997.1736011"},{"key":"e_1_3_2_1_4_1","unstructured":"Ulrich Drepper. \"What every programmer should know about memory \" www.akkadia.org\/drepper\/cpumemory.pdf  Ulrich Drepper. \"What every programmer should know about memory \" www.akkadia.org\/drepper\/cpumemory.pdf"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"e_1_3_2_1_6_1","first-page":"27","volume-title":"Jun 2007","author":"Tam D."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771796"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273004"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.207589"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1476589.1476705"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE Press","author":"Denning P. J.","year":"1997"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.8"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_17_1","unstructured":"Lei Jin and S. Cho \"Better than the two: Exceeding private and shared caches via two-dimensional page coloring \" in Workshop on Chip Multiprocessor Memory Systems and Interconnects 2007.  Lei Jin and S. Cho \"Better than the two: Exceeding private and shared caches via two-dimensional page coloring \" in Workshop on Chip Multiprocessor Memory Systems and Interconnects 2007."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140277.1140304"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241608"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_24_1","volume-title":"International Conference on High Performance Computer Architecture (HPCA)","author":"Qureshi Moinuddin K.","year":"2009"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735997.1736012"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Kurt B. Ferreira Ron Brightwell and Patrick G. Bridges. \"Characterizing application sensitivity to OS interference using kernel-level noise injection.\" Supercomputing'08 November 2008.   Kurt B. Ferreira Ron Brightwell and Patrick G. Bridges. \"Characterizing application sensitivity to OS interference using kernel-level noise injection.\" Supercomputing'08 November 2008.","DOI":"10.1109\/SC.2008.5219920"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_28_1","volume-title":"Goa","author":"Rao D.","year":"2010"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945026"},{"key":"e_1_3_2_1_30_1","unstructured":"X10 Programming Language http:\/\/x10.codehaus.org\/  X10 Programming Language http:\/\/x10.codehaus.org\/"},{"key":"e_1_3_2_1_31_1","unstructured":"Silas Boyd-Wickizer Robert Morris and M. Frans Kaashoek \"Reinventing Scheduling for Multicore Systems \" HotOS '09   Silas Boyd-Wickizer Robert Morris and M. Frans Kaashoek \"Reinventing Scheduling for Multicore Systems \" HotOS '09"},{"key":"e_1_3_2_1_32_1","volume-title":"ASPLOS Ideas and Perspectives Session","author":"Lis M.","year":"2011"},{"key":"e_1_3_2_1_33_1","unstructured":"K. S. Shim M. H. Cho M. Lis O. Khan and S. Devadas \"System-level Optimizations for Memory Access in the Execution Migration Machine (EM2) \" Second Workshop on Computer Architecture and Operating System co-design (CAOS) January 2011.  K. S. Shim M. H. Cho M. Lis O. Khan and S. Devadas \"System-level Optimizations for Memory Access in the Execution Migration Machine (EM2) \" Second Workshop on Computer Architecture and Operating System co-design (CAOS) January 2011."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999952"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1551609.1551618"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.54294"}],"event":{"name":"ASPLOS'12: Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems","location":"London England, UK","acronym":"ASPLOS'12","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2151023","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2150976.2151023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:44Z","timestamp":1750226084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2150976.2151023"}},"subtitle":["efficiently using the cache architectures via page-level affinity"],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":36,"alternative-id":["10.1145\/2150976.2151023","10.1145\/2150976"],"URL":"https:\/\/doi.org\/10.1145\/2150976.2151023","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2189750.2151023","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2248487.2151023","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2012,3,3]]},"assertion":[{"value":"2012-03-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}