{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:16Z","timestamp":1759146736079,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1116450"],"award-info":[{"award-number":["CCF-1116450"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155626","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"36-46","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["The NoX router"],"prefix":"10.1145","author":[{"given":"Mitchell","family":"Hayenga","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Mikko","family":"Lipasti","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"e_1_3_2_1_3_1","volume-title":"Special Session at ISPLED","author":"Borkar S.","year":"2007","unstructured":"S. Borkar . Networks for multi-core chips: A contrarian view . In Special Session at ISPLED , 2007 . S. Borkar. Networks for multi-core chips: A contrarian view. In Special Session at ISPLED, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_5_1","volume-title":"Scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip","author":"Galles M.","year":"1996","unstructured":"M. Galles . Scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip . In IEEE Hot Interconnects , 1996 . M. Galles. Scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip. In IEEE Hot Interconnects, 1996."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"e_1_3_2_1_7_1","first-page":"177","volume-title":"Interconnect Technology Conference, 2003. Proceedings of the IEEE 2003 International","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , and M. Horowitz . Managing wire scaling: a circuit perspective . In Interconnect Technology Conference, 2003. Proceedings of the IEEE 2003 International , pages 177 -- 179 , june 2003 . R. Ho, K. Mai, and M. Horowitz. Managing wire scaling: a circuit perspective. In Interconnect Technology Conference, 2003. Proceedings of the IEEE 2003 International, pages 177--179, june 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"issue":"1","key":"e_1_3_2_1_9_1","first-page":"173","article-title":"Van Der Wijngaart. A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. Solid-State Circuits","volume":"46","author":"Howard J.","year":"2011","unstructured":"J. Howard , S. Dighe , S. Vangal , G. Ruhl , N. Borkar , S. Jain , V. Erraguntla , M. Konow , M. Riepen , M. Gries , G. Droege , T. Lund-Larsen , S. Steibl , S. Borkar , V. De , and R . Van Der Wijngaart. A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. Solid-State Circuits , IEEE Journal of , 46 ( 1 ): 173 -- 183 , jan. 2011 . J. Howard, S. Dighe, S. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, and R. Van Der Wijngaart. A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. Solid-State Circuits, IEEE Journal of, 46(1):173--183, jan. 2011.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_11_1","volume-title":"http:\/\/wwwcsif.cs.ucdavis.edu\/kramer\/papers\/selfsim.pdf","author":"Kramer G.","year":"2011","unstructured":"G. Kramer . On generating self-similar traffic using pseudo-pareto distribution,. http:\/\/wwwcsif.cs.ucdavis.edu\/kramer\/papers\/selfsim.pdf , 2011 . G. Kramer. On generating self-similar traffic using pseudo-pareto distribution,. http:\/\/wwwcsif.cs.ucdavis.edu\/kramer\/papers\/selfsim.pdf, 2011."},{"key":"e_1_3_2_1_12_1","first-page":"2007","author":"Kumar A.","year":"2007","unstructured":"A. Kumar , P. Kundu , A. P. Singh , L. shiuan Peh , and N. K. Jha . A 4.6tbits\/s 3.6ghz single-cycle noc router with a novel switch allocator. In in 65nm CMOS,\u00e2\u0102\u0130 ICCD- 2007 , 2007 . A. Kumar, P. Kundu, A. P. Singh, L. shiuan Peh, and N. K. Jha. A 4.6tbits\/s 3.6ghz single-cycle noc router with a novel switch allocator. In in 65nm CMOS,\u00e2\u0102\u0130 ICCD-2007, 2007.","journal-title":"In in 65nm CMOS,\u00e2\u0102\u0130 ICCD-"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.18"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.282603"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.17"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.820651"},{"key":"e_1_3_2_1_21_1","first-page":"188","volume-title":"Proceedings of the 31st annual international symposium on Computer architecture, ISCA '04","author":"Mullins R.","unstructured":"R. Mullins , A. West , and S. Moore . Low-latency virtual-channel routers for on-chip networks . In Proceedings of the 31st annual international symposium on Computer architecture, ISCA '04 , pages 188 --, Washington, DC, USA, 2004. IEEE Computer Society. R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proceedings of the 31st annual international symposium on Computer architecture, ISCA '04, pages 188--, Washington, DC, USA, 2004. IEEE Computer Society."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118348"},{"key":"e_1_3_2_1_23_1","first-page":"255","volume-title":"Proceedings of the 7th International Symposium on High-Performance Computer Architecture, HPCA '01","author":"Peh L.-S.","unstructured":"L.-S. Peh and W. J. Dally . A delay model and speculative architecture for pipelined routers . In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, HPCA '01 , pages 255 --, Washington, DC, USA, 2001. IEEE Computer Society. L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, HPCA '01, pages 255--, Washington, DC, USA, 2001. IEEE Computer Society."},{"key":"e_1_3_2_1_24_1","unstructured":"SPEC. SPEC benchmarks. http:\/\/www.spec.org.  SPEC. SPEC benchmarks. http:\/\/www.spec.org."},{"key":"e_1_3_2_1_25_1","unstructured":"TPC. TPC benchmarks. http:\/\/www.tpc.org.  TPC. TPC benchmarks. http:\/\/www.tpc.org."},{"issue":"1","key":"e_1_3_2_1_26_1","first-page":"29","article-title":"An 80-tile sub-100-w teraflops processor in 65-nm cmos. Solid-State Circuits","volume":"43","author":"Vangal S.","year":"2008","unstructured":"S. Vangal , J. Howard , G. Ruhl , S. Dighe , H. Wilson , J. Tschanz , D. Finan , A. Singh , T. Jacob , S. Jain , V. Erraguntla , C. Roberts , Y. Hoskote , N. Borkar , and S. Borkar . An 80-tile sub-100-w teraflops processor in 65-nm cmos. Solid-State Circuits , IEEE Journal of , 43 ( 1 ): 29 -- 41 , jan. 2008 . S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-tile sub-100-w teraflops processor in 65-nm cmos. Solid-State Circuits, IEEE Journal of, 43(1):29--41, jan. 2008.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837315"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWIAS.2006.33"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Porto Alegre Brazil","acronym":"MICRO-44"},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155626","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155626"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":31,"alternative-id":["10.1145\/2155620.2155626","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155626","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}