{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:50:32Z","timestamp":1750308632661,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CPA-0702341"],"award-info":[{"award-number":["CPA-0702341"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155627","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"47-58","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A systematic methodology to develop resilient cache coherence protocols"],"prefix":"10.1145","author":[{"given":"Konstantinos","family":"Aisopos","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"N. Agarwal L.-S. Peh and N. K. Jha \"In-Network Snoop Ordering (INSO): snoopy coherence on unordered networks \" in Proceedings of the 15th International Symposium on High-Performance Computer Architecture 2009.  N. Agarwal L.-S. Peh and N. K. Jha \"In-Network Snoop Ordering (INSO): snoopy coherence on unordered networks \" in Proceedings of the 15th International Symposium on High-Performance Computer Architecture 2009.","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"e_1_3_2_1_2_1","unstructured":"A. Ahmed P. Conway B. Hughes and F. Weber \"AMD opteron shared memory MP systems \" in Proceedings of the 14th HotChips Symposium 2002.  A. Ahmed P. Conway B. Hughes and F. Weber \"AMD opteron shared memory MP systems \" in Proceedings of the 14th HotChips Symposium 2002."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024931"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","unstructured":"K. Constantinides S. Plaza J. Blome B. Zhang V. Bertacco S. Mahlke T. Austin and M. Orshansky \"Bulletproof: a defect-tolerant CMP switch architecture \" in Proceedings of the International Symposium on High Performance Computer Architecture 2006.  K. Constantinides S. Plaza J. Blome B. Zhang V. Bertacco S. Mahlke T. Austin and M. Orshansky \"Bulletproof: a defect-tolerant CMP switch architecture \" in Proceedings of the International Symposium on High Performance Computer Architecture 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024928"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346194"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_3_2_1_13_1","unstructured":"J. Graham \"Soft errors a problem as SRAM geometries shrink \" EE Times 2002.  J. Graham \"Soft errors a problem as SRAM geometries shrink \" EE Times 2002."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_16_1","unstructured":"R. F. Pascual J. M. Garc\u00eda M. E. Acacio and J. Duato \"A fault-tolerant directory-based cache coherence protocol for CMP architectures \" in Proceedings of the 38th International Conference on Dependable Systems and Networks 2008.  R. F. Pascual J. M. Garc\u00eda M. E. Acacio and J. Duato \"A fault-tolerant directory-based cache coherence protocol for CMP architectures \" in Proceedings of the 38th International Conference on Dependable Systems and Networks 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"M. Prvulovic Z. Zhang and J. Torrellas \"Revive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors \" in Proceedings of the 29th International Symposium on Computer architecture 2002.   M. Prvulovic Z. Zhang and J. Torrellas \"Revive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors \" in Proceedings of the 29th International Symposium on Computer architecture 2002.","DOI":"10.1145\/545214.545228"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006718"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"D. J. Sorin M. M. K. Martin M. D. Hill and D. A. Wood \"Safetynet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery \" in Proceedings of the 29th International Symposium on Computer Architecture 2002.   D. J. Sorin M. M. K. Martin M. D. Hill and D. A. Wood \"Safetynet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery \" in Proceedings of the 29th International Symposium on Computer Architecture 2002.","DOI":"10.1145\/545214.545229"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Porto Alegre Brazil","acronym":"MICRO-44"},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155627","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155627"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":21,"alternative-id":["10.1145\/2155620.2155627","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155627","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}