{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:44Z","timestamp":1763468084328,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CPA-0702341"],"award-info":[{"award-number":["CPA-0702341"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155630","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"71-82","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":68,"title":["Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication"],"prefix":"10.1145","author":[{"given":"Tushar","family":"Krishna","sequence":"first","affiliation":[{"name":"MIT Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"MIT Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bradford M.","family":"Beckmann","sequence":"additional","affiliation":[{"name":"AMD Research, Bellevue, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven K.","family":"Reinhardt","sequence":"additional","affiliation":[{"name":"AMD Research, Bellevue, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Nehalem. http:\/\/www.realworldtech.com\/page.cfm?ArticleID=RWT040208182719.  Intel Nehalem. http:\/\/www.realworldtech.com\/page.cfm?ArticleID=RWT040208182719."},{"key":"e_1_3_2_1_2_1","unstructured":"Simics Full-system Simulator. http:\/\/www.windriver.com\/products\/simics.  Simics Full-system Simulator. http:\/\/www.windriver.com\/products\/simics."},{"key":"e_1_3_2_1_3_1","unstructured":"SPLASH-2. http:\/\/www-flash.stanford.edu\/apps\/SPLASH\/.  SPLASH-2. http:\/\/www-flash.stanford.edu\/apps\/SPLASH\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787289"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.301004"},{"key":"e_1_3_2_1_10_1","volume-title":"ISCA","author":"Castanos J. G.","year":"2002","unstructured":"J. G. Castanos Evaluation of a multithreaded architecture for cellular computing . In ISCA , 2002 . J. G. Castanos et al. Evaluation of a multithreaded architecture for cellular computing. In ISCA, 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_3_2_1_13_1","volume-title":"Morgan Kaufmann Pub.","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Pub. , 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Pub., 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251254.1251264"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"e_1_3_2_1_16_1","volume-title":"HPCA","author":"Fidalgo P. A.","year":"2009","unstructured":"P. A. Fidalgo , V. Puente , and J.-\u00c1. Gregorio. MRR : Enabling fully adaptive multicast routing for CMP interconnection networks . In HPCA , 2009 . P. A. Fidalgo, V. Puente, and J.-\u00c1. Gregorio. MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. In HPCA, 2009."},{"key":"e_1_3_2_1_17_1","volume-title":"Hot Interconnects","author":"Galles M.","year":"1996","unstructured":"M. Galles . Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip . In Hot Interconnects 4, Aug. 1996 . M. Galles. Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip. In Hot Interconnects 4, Aug. 1996."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0195"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676201"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_1_21_1","volume-title":"DATE","author":"Kahng A. B.","year":"2009","unstructured":"A. B. Kahng RION 2.0 : A fast and accurate NoC power and area model for early-stage design space exploration . DATE , Feb. 2009 . A. B. Kahng et al. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. DATE, Feb. 2009."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1026479803767"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521786"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325132"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_31_1","volume-title":"MICRO","author":"Matsutani H.","year":"2009","unstructured":"H. Matsutani : Yet another low latency on-chip router architecture . In MICRO , Feb. 2009 . H. Matsutani et al. Prediction router: Yet another low latency on-chip router architecture. In MICRO, Feb. 2009."},{"key":"e_1_3_2_1_32_1","first-page":"764","volume-title":"ICPP","author":"Pfister G. F.","year":"1985","unstructured":"G. F. Pfister The IBM Research Parallel Processor Prototype (RP3): Introduction and architecture . In ICPP , pages 764 -- 771 , 1985 . G. F. Pfister et al. The IBM Research Parallel Processor Prototype (RP3): Introduction and architecture. In ICPP, pages 764--771, 1985."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771805"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403714"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071446"},{"key":"e_1_3_2_1_38_1","volume-title":"MICRO","author":"Wang H.-S.","year":"2003","unstructured":"H.-S. Wang Power-driven design of router microarchitectures in on-chip networks . In MICRO , 2003 . H.-S. Wang et al. Power-driven design of router microarchitectures in on-chip networks. In MICRO, 2003."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.15"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Porto Alegre Brazil","acronym":"MICRO-44"},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155630","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155630"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":40,"alternative-id":["10.1145\/2155620.2155630","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155630","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}