{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:06Z","timestamp":1763468046841,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CAREER CCF-0644332CSR-0720820"],"award-info":[{"award-number":["CAREER CCF-0644332CSR-0720820"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CAREER CCF-0644332 CSR-0720820"],"award-info":[{"award-number":["CAREER CCF-0644332 CSR-0720820"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155636","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"128-139","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["Identifying and predicting timing-critical instructions to boost timing speculation"],"prefix":"10.1145","author":[{"given":"Jing","family":"Xin","sequence":"first","affiliation":[{"name":"Northwestern University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[{"name":"Northwestern University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"volume-title":"Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA-16)","year":"2010","author":"Andrew Kahng R. K.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"volume-title":"Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW)","year":"2003","author":"Binkert N. L.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","unstructured":"E. Borch S. Manne J. Emer and E. Tune. Loose loops sink chips. In hpca page 0299. Published by the IEEE Computer Society 2002.   E. Borch S. Manne J. Emer and E. Tune. Loose loops sink chips. In hpca page 0299. Published by the IEEE Computer Society 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/290409.290411"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950405"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/215530.215546"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking. 2007.  B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking. 2007.","DOI":"10.1109\/PACT.2007.4336213"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279376"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669168"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_17_1","unstructured":"T. Halfhill. Intel's tiny atom. Microprocessor Report 22(4):1 2008.  T. Halfhill. Intel's tiny atom. Microprocessor Report 22(4):1 2008."},{"key":"e_1_3_2_1_18_1","unstructured":"http:\/\/www.nangate.com. Nangate 45nm Cell Library.  http:\/\/www.nangate.com. Nangate 45nm Cell Library."},{"key":"e_1_3_2_1_19_1","unstructured":"Janak H. Patel. CMOS process variations: A critical operation point hypothesis. 2008.  Janak H. Patel. CMOS process variations: A critical operation point hypothesis. 2008."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416652"},{"key":"e_1_3_2_1_22_1","unstructured":"D. Lampret. Openrisc 1200 ip core specification rev. 0.7. Sep 6:9 2001.  D. Lampret. Openrisc 1200 ip core specification rev. 0.7. Sep 6:9 2001."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630067"},{"key":"e_1_3_2_1_24_1","volume-title":"GSRC Annual Symposium","volume":"29","author":"Li M.","year":"2008"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.27"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/646662.699698"},{"volume-title":"Digital Western Research Laboratory","year":"1993","author":"McFarling S.","key":"e_1_3_2_1_29_1"},{"key":"e_1_3_2_1_30_1","first-page":"10","volume-title":"Test Conference, 2005. Proceedings. ITC 2005. IEEE International","author":"Mukhopadhyay S.","year":"2006"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.52"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876461"},{"key":"e_1_3_2_1_33_1","unstructured":"S. J. Russell and P. Norvig. Artificial Intelligence: A Modern Approach. Pearson Education 2 edition 2003.   S. J. Russell and P. Norvig. Artificial Intelligence: A Modern Approach . Pearson Education 2 edition 2003."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"},{"volume-title":"Proceedings of the 7th Workshop on Silicon Errors in Logic - System Effects (SELSE 2011","year":"2011","author":"Sartori J.","key":"e_1_3_2_1_36_1"},{"issue":"2","key":"e_1_3_2_1_37_1","first-page":"510","article-title":"The TimberWolf placement and routing package. Solid-State Circuits","volume":"20","author":"Sechen C.","year":"2002","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545249"},{"volume-title":"Digital Pr","year":"1998","author":"Sites R.","key":"e_1_3_2_1_39_1"},{"key":"e_1_3_2_1_40_1","article-title":"Varius: A model of parameter variation and resulting timing errors for microarchitects","author":"Teodorescu R.","year":"2008","journal-title":"IEEE Trans on Semiconductor Manufacturing"},{"key":"e_1_3_2_1_41_1","unstructured":"The Standard Performance Evaluation Corporation December 2000. http:\/\/www.spec.org.  The Standard Performance Evaluation Corporation December 2000. http:\/\/www.spec.org."},{"key":"e_1_3_2_1_42_1","unstructured":"www.synopsys.com. Synopsys Design Compiler.  www.synopsys.com. Synopsys Design Compiler."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958226"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Porto Alegre Brazil","acronym":"MICRO-44"},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155636","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155636"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":43,"alternative-id":["10.1145\/2155620.2155636","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155636","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}