{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:11:43Z","timestamp":1780708303249,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0845751"],"award-info":[{"award-number":["CCF-0845751"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155637","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"140-151","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Idempotent processor architecture"],"prefix":"10.1145","author":[{"given":"Marc","family":"de Kruijf","sequence":"first","affiliation":[{"name":"University of Wisconsin, Madison"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karthikeyan","family":"Sankaralingam","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Parboil Benchmark Suite. http:\/\/impact.crhc.illinois.edu\/parboil.php. Parboil Benchmark Suite . http:\/\/impact.crhc.illinois.edu\/parboil.php."},{"key":"e_1_3_2_1_2_1","unstructured":"IEEE standard for floating-point arithmetic. IEEE Std 754--2008 pages 1--58 2008.  IEEE standard for floating-point arithmetic. IEEE Std 754--2008 pages 1--58 2008."},{"key":"e_1_3_2_1_3_1","unstructured":"International technology roadmap for semiconductors 2009. http:\/\/www.itrs.net.  International technology roadmap for semiconductors 2009. http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_4_1","first-page":"423","volume-title":"MICRO '03","author":"Akkary H.","unstructured":"H. Akkary , R. Rajwar , and S. Srinivasan . Checkpoint processing and recovery: Towards scalable large instruction window processors . In MICRO '03 , pages 423 -- 434 . H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO '03, pages 423--434."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. Cortex-A8 Technical Reference Manual Rev. r2p1.  ARM. Cortex-A8 Technical Reference Manual Rev. r2p1 ."},{"key":"e_1_3_2_1_6_1","volume-title":"Microprocessor Report","author":"Baron M.","year":"2005","unstructured":"M. Baron . Cortex-A8 : High speed, low power . Microprocessor Report , 2005 . M. Baron. Cortex-A8: High speed, low power. Microprocessor Report, 2005."},{"key":"e_1_3_2_1_7_1","first-page":"68","volume-title":"ISPASS '04","author":"Bell G. B.","unstructured":"G. B. Bell and M. H. Lipasti . Deconstructing commit . In ISPASS '04 , pages 68 -- 77 . G. B. Bell and M. H. Lipasti. Deconstructing commit. In ISPASS '04, pages 68--77."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_10_1","first-page":"299","volume-title":"HPCA '02","author":"Borch E.","unstructured":"E. Borch , S. Manne , J. Emer , and E. Tune . Loose loops sink chips . In HPCA '02 , pages 299 -- 310 . E. Borch, S. Manne, J. Emer, and E. Tune. Loose loops sink chips. In HPCA '02, pages 299--310."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"e_1_3_2_1_12_1","volume-title":"Alpha architecture handbook","year":"1998","unstructured":"Compaq. Alpha architecture handbook . October 1998 . Compaq. Alpha architecture handbook. October 1998."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.372349"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1965074"},{"key":"e_1_3_2_1_18_1","volume-title":"HPCA '11","author":"Govindaraju V.","unstructured":"V. Govindaraju , C.-H. Ho , and K. Sankaralingam . Dynamically specialized datapaths for energy efficient computing . In HPCA '11 . V. Govindaraju, C.-H. Ho, and K. Sankaralingam. Dynamically specialized datapaths for energy efficient computing. In HPCA '11."},{"key":"e_1_3_2_1_19_1","first-page":"95","volume-title":"CC '02","author":"Gschwind M.","unstructured":"M. Gschwind and E. R. Altman . Precise exception semantics in dynamic compilation . In CC '02 , pages 95 -- 110 . M. Gschwind and E. R. Altman. Precise exception semantics in dynamic compilation. In CC '02, pages 95--110."},{"key":"e_1_3_2_1_20_1","volume-title":"Microprocessor Report","author":"Gwennap L.","year":"2011","unstructured":"L. Gwennap . Mobile processors multiply at MWC . Microprocessor Report , 2011 . L. Gwennap. Mobile processors multiply at MWC. Microprocessor Report, 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"April","author":"Halfill T. R.","year":"2008","unstructured":"T. R. Halfill . Intel's tiny Atom. Microprocessor Report , April 2008 . T. R. Halfill. Intel's tiny Atom. Microprocessor Report, April 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of Workshop on Modeling, Benchmarking, and Simulations (MoBS)","author":"Hempstead M.","year":"2009","unstructured":"M. Hempstead , G.-Y. Wei , and D. Brooks . Navigo: An early-stage model to study power-contrained architectures and specialization . In Proceedings of Workshop on Modeling, Benchmarking, and Simulations (MoBS) , 2009 . M. Hempstead, G.-Y. Wei, and D. Brooks. Navigo: An early-stage model to study power-contrained architectures and specialization. In Proceedings of Workshop on Modeling, Benchmarking, and Simulations (MoBS), 2009."},{"key":"e_1_3_2_1_25_1","first-page":"431","volume-title":"HPCA '09","author":"Hilton A.","unstructured":"A. Hilton , S. Nagarakatte , and A. Roth . iCFP: Tolerating all-level cache misses in in-order processors . In HPCA '09 , pages 431 -- 442 . A. Hilton, S. Nagarakatte, and A. Roth. iCFP: Tolerating all-level cache misses in in-order processors. In HPCA '09, pages 431--442."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"e_1_3_2_1_27_1","article-title":"SPU Instruction Set Architecture","author":"IBM","year":"2007","unstructured":"IBM . SPU Instruction Set Architecture , Rev. 1.2. 2007 . IBM. SPU Instruction Set Architecture, Rev. 1.2. 2007.","journal-title":"Rev. 1.2."},{"key":"e_1_3_2_1_28_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","year":"2011","unstructured":"Intel. Intel 64 and IA-32 Architectures Software Developer's Manual . 2011 . Intel. Intel 64 and IA-32 Architectures Software Developer's Manual. 2011."},{"issue":"4","key":"e_1_3_2_1_29_1","article-title":"Introduction to the Cell multiprocessor","volume":"49","author":"Kahle J. A.","year":"2005","unstructured":"J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , and D. Shippy . Introduction to the Cell multiprocessor . IBM Journal of Research and Development , 49 ( 4\/5 ), September 2005 . J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 49(4\/5), September 2005.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152649.1152653"},{"key":"e_1_3_2_1_31_1","first-page":"75","volume-title":"CGO '04","author":"Lattner C.","unstructured":"C. Lattner and V. Adve . LLVM: A compilation framework for lifelong program analysis & transformation . In CGO '04 , pages 75 -- 88 . C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO '04, pages 75--88."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.368011"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143529"},{"key":"e_1_3_2_1_34_1","volume-title":"MICRO '02","author":"Martinez J.","unstructured":"J. Martinez , J. Renau , M. Huang , and M. Prvulovic . Cherry: Checkpointed early resource recycling in out-of-order microprocessors . In MICRO '02 . J. Martinez, J. Renau, M. Huang, and M. Prvulovic. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In MICRO '02."},{"key":"e_1_3_2_1_35_1","first-page":"384","volume-title":"ICCD '08","author":"Nekkalapu S.","unstructured":"S. Nekkalapu , H. Akkary , K. Jothi , R. Retnamma , and X. Song . A simple latency tolerant processor . In ICCD '08 , pages 384 -- 389 . S. Nekkalapu, H. Akkary, K. Jothi, R. Retnamma, and X. Song. A simple latency tolerant processor. In ICCD '08, pages 384--389."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/317636.317783"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30354"},{"key":"e_1_3_2_1_39_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2006","author":"Standard","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2006 , 2006 . Standard Performance Evaluation Corporation. SPEC CPU2006, 2006."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_3_2_1_41_1","unstructured":"S. Weintraub. Industry first: Smartphones pass PCs in sales. http:\/\/tech.fortune.cnn.com\/2011\/02\/07\/idc-smartphone-shipment-numbers-passed-pc-in-q4-2010\/.  S. Weintraub. Industry first: Smartphones pass PCs in sales . http:\/\/tech.fortune.cnn.com\/2011\/02\/07\/idc-smartphone-shipment-numbers-passed-pc-in-q4-2010\/."}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Porto Alegre Brazil","acronym":"MICRO-44","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155637","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155637"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":39,"alternative-id":["10.1145\/2155620.2155637","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155637","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}