{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:14Z","timestamp":1763466494863,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155646","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"216-225","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["CoreRacer"],"prefix":"10.1145","author":[{"given":"Gilles","family":"Pokam","sequence":"first","affiliation":[{"name":"Intel Corporation"}]},{"given":"Cristiano","family":"Pereira","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Shiliang","family":"Hu","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Ali-Reza","family":"Adl-Tabatabai","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Justin","family":"Gottschlich","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Jungwoo","family":"Ha","sequence":"additional","affiliation":[{"name":"Google"}]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669131"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629594"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995950"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/225535.225538"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/52.73751"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815985"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060309"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346256.1346273"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.26"},{"volume-title":"Chapter 10","year":"2010","key":"e_1_3_2_1_11_1","unstructured":"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A : System Programming Guide , Chapter 10 , 2010 . Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Chapter 10, 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247340.1247346"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014872"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.36"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508254"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168886"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.16"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629593"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772958"},{"key":"e_1_3_2_1_20_1","volume-title":"HotPAR","author":"Pereira C.","year":"2010","unstructured":"C. Pereira , G. Pokam , K. Danne , R. Devarajan , and A.-R. Adl-Tabatabai . Virtues and obstacles of hardware-assisted multi-processor execution replay . In HotPAR , 2010 . C. Pereira, G. Pokam, K. Danne, R. Devarajan, and A.-R. Adl-Tabatabai. Virtues and obstacles of hardware-assisted multi-processor execution replay. In HotPAR, 2010."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669183"},{"issue":"4","key":"e_1_3_2_1_22_1","article-title":"Hardware and software approaches for deterministic multi-processor replay of concurrent programs","volume":"13","author":"Pokam G.","year":"2009","unstructured":"G. Pokam , C. Pereira , K. Danne , L. Yang , S. King , and J. Torrellas . Hardware and software approaches for deterministic multi-processor replay of concurrent programs . Intel Technology Journal , 13 ( 4 ), Dec. 2009 . G. Pokam, C. Pereira, K. Danne, L. Yang, S. King, and J. Torrellas. Hardware and software approaches for deterministic multi-processor replay of concurrent programs. Intel Technology Journal, 13(4), Dec. 2009.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331713"},{"key":"e_1_3_2_1_24_1","volume-title":"Modern Processor Design: Fundamentals of Superscalar Processors","author":"Shen J. P.","year":"2005","unstructured":"J. P. Shen and M. H. Lipasti . Modern Processor Design: Fundamentals of Superscalar Processors . McGraw-Hill Higher Education , 2005 . J. P. Shen and M. H. Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill Higher Education, 2005."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the USENIX Annual Technical Conference","author":"Srinivasan S.","year":"2004","unstructured":"S. Srinivasan , S. Kandula , C. Andrews , and Y. Zhou . Flashback: A lightweight extension for rollback and deterministic replay for software debugging . In Proceedings of the USENIX Annual Technical Conference , 2004 . S. Srinivasan, S. Kandula, C. Andrews, and Y. Zhou. Flashback: A lightweight extension for rollback and deterministic replay for software debugging. In Proceedings of the USENIX Annual Technical Conference, 2004."},{"key":"e_1_3_2_1_27_1","unstructured":"VMWare. vsphere availability guide.  VMWare. vsphere availability guide."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168865"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Porto Alegre Brazil","acronym":"MICRO-44"},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155646","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155646"}},"subtitle":["a practical memory race recorder for multicore x86 TSO processors"],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":29,"alternative-id":["10.1145\/2155620.2155646","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155646","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}