{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:20Z","timestamp":1763468060448,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155666","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"386-397","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Accelerating microprocessor silicon validation by exposing ISA diversity"],"prefix":"10.1145","author":[{"given":"Nikos","family":"Foutris","sequence":"first","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihalis","family":"Psarakis","sequence":"additional","affiliation":[{"name":"University of Piraeus, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Vera","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"e_1_3_2_1_3_1","volume-title":"Automation & Test in Europe Conference (DATE)","author":"Adir A.","year":"2011","unstructured":"A. Adir , S. Copty , S. Landa , A. Nahir , G. Shurek , A. Ziv , C. Meissner and J. Schumann . A Unified Methodology for Pre-silicon Verification and Post-silicon Validation. In ACM\/IEEE Design , Automation & Test in Europe Conference (DATE) , 2011 . A.Adir, S. Copty, S. Landa, A. Nahir, G. Shurek, A. Ziv, C. Meissner and J. Schumann. A Unified Methodology for Pre-silicon Verification and Post-silicon Validation. In ACM\/IEEE Design, Automation & Test in Europe Conference (DATE), 2011."},{"key":"e_1_3_2_1_4_1","volume-title":"DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In ACM\/IEEE International Symposium on Microarchitecture (MICRO)","author":"Austin T.","year":"1999","unstructured":"T. Austin . DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In ACM\/IEEE International Symposium on Microarchitecture (MICRO) , 1999 . T.Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In ACM\/IEEE International Symposium on Microarchitecture (MICRO), 1999."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/555298.789921"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996648"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392786"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2007.20"},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE Fault Tolerance Computing Symposium (FTCS)","author":"Chen L.","year":"1996","unstructured":"L. Chen and A. Avizienis . N-Version Programming: A Fault-Tolerance Approach to Reliability of Software Operation . In IEEE Fault Tolerance Computing Symposium (FTCS) , 1996 . L.Chen and A. Avizienis. N-Version Programming: A Fault-Tolerance Approach to Reliability of Software Operation. In IEEE Fault Tolerance Computing Symposium (FTCS), 1996."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771798"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038390"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837279"},{"key":"e_1_3_2_1_14_1","volume-title":"Introduction to Post-silicon Validation, presentation","author":"Hakim N.","year":"2010","unstructured":"N. Hakim . Introduction to Post-silicon Validation, presentation . Intel Corp . 2010 , http:\/\/embedded.eecs.berkeley.edu\/eecsx44\/lectures\/\/NagibHakim-PostSiValidation.pdf N.Hakim. Introduction to Post-silicon Validation, presentation. Intel Corp. 2010, http:\/\/embedded.eecs.berkeley.edu\/eecsx44\/lectures\/\/NagibHakim-PostSiValidation.pdf"},{"key":"e_1_3_2_1_15_1","volume-title":"QED: Quick Error Detection Tests for Effective Post-silicon Validation. In IEEE International Test Conference (ITC)","author":"Hong T.","year":"2010","unstructured":"T. Hong , Y. Li , S- B. Park , D. Mui , D. Lin , Z. A. Kaleq , N. Hakim , H. Naeimi , D. S. Gardner and S. Mitra . QED: Quick Error Detection Tests for Effective Post-silicon Validation. In IEEE International Test Conference (ITC) , 2010 . T.Hong, Y. Li, S-B.Park, D. Mui, D. Lin, Z. A. Kaleq, N. Hakim, H. Naeimi, D. S. Gardner and S. Mitra. QED: Quick Error Detection Tests for Effective Post-silicon Validation. In IEEE International Test Conference (ITC), 2010."},{"key":"e_1_3_2_1_16_1","unstructured":"Intel finds flaw in Sandy Bridge chipsets halt shipment. http:\/\/www.techreport.com\/discussions.x\/20326 2011.  Intel finds flaw in Sandy Bridge chipsets halt shipment. http:\/\/www.techreport.com\/discussions.x\/20326 2011."},{"key":"e_1_3_2_1_17_1","volume-title":"Debug Methodology of McKinley Processor. In IEEE International Test Conference (ITC)","author":"Josephson D.","year":"2001","unstructured":"D. Josephson , S. Poehhnan and V. Govan . Debug Methodology of McKinley Processor. In IEEE International Test Conference (ITC) , 2001 . D.Josephson, S. Poehhnan and V. Govan. Debug Methodology of McKinley Processor. In IEEE International Test Conference (ITC), 2001."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"e_1_3_2_1_19_1","volume-title":"The Manic Depression of Microprocessor Debug. In IEEE International Test Conference (ITC)","author":"Josephson D.","year":"2002","unstructured":"D. Josephson . The Manic Depression of Microprocessor Debug. In IEEE International Test Conference (ITC) , 2002 . D.Josephson. The Manic Depression of Microprocessor Debug. In IEEE International Test Conference (ITC), 2002."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837278"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.53"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630073"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.980007"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"e_1_3_2_1_27_1","volume-title":"IEEE Great Lake Symposium on VLSI","author":"Raina R.","year":"1998","unstructured":"R. Raina and R. Molyneaux . Random Self-test Method -- Applications on PowerPC#8482; Microprocessor Caches . In IEEE Great Lake Symposium on VLSI , 1998 . R.Raina and R. Molyneaux. Random Self-test Method -- Applications on PowerPC#8482; Microprocessor Caches. In IEEE Great Lake Symposium on VLSI, 1998."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.895008"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397240"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000090"},{"key":"e_1_3_2_1_33_1","volume-title":"Reversi: Post-silicon Validation System for Modern Microprocessors. In IEEE International Conference on Computer Design (ICCD)","author":"Wagner I.","year":"2008","unstructured":"I. Wagner and V. Bertacco . Reversi: Post-silicon Validation System for Modern Microprocessors. In IEEE International Conference on Computer Design (ICCD) , 2008 . I.Wagner and V. Bertacco. Reversi: Post-silicon Validation System for Modern Microprocessors. In IEEE International Conference on Computer Design (ICCD), 2008."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907239"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Porto Alegre Brazil","acronym":"MICRO-44"},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155666","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155666"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":35,"alternative-id":["10.1145\/2155620.2155666","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155666","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}