{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T11:02:08Z","timestamp":1783076528992,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T00:00:00Z","timestamp":1322870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0509402CNS-0720561"],"award-info":[{"award-number":["CNS-0509402CNS-0720561"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,12,3]]},"DOI":"10.1145\/2155620.2155671","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"430-441","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":200,"title":["SHiP"],"prefix":"10.1145","author":[{"given":"Carole-Jean","family":"Wu","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Will","family":"Hasenplaugh","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, and Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"suffix":"Jr.","given":"Simon C.","family":"Steely","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, and Massachusetts Institute of Technology, Cambridge, MA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. of the 3rd USENIX Conference on File and Storage Technologies","author":"Bansal S.","year":"2004","unstructured":"S. Bansal and D. S. Modha . CAR: Clock with adaptive replacement . In Proc. of the 3rd USENIX Conference on File and Storage Technologies , 2004 . S. Bansal and D. S. Modha. CAR: Clock with adaptive replacement. In Proc. of the 3rd USENIX Conference on File and Storage Technologies, 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331736"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of the 1st JILP Workshop on Computer Architecture Competitions","author":"Gao H.","year":"2010","unstructured":"H. Gao and C. Wilkerson . A dueling segmented LRU replacement algorithm with adaptive bypassing . In Proc. of the 1st JILP Workshop on Computer Architecture Competitions , 2010 . H. Gao and C. Wilkerson. A dueling segmented LRU replacement algorithm with adaptive bypassing. In Proc. of the 1st JILP Workshop on Computer Architecture Competitions, 2010."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545239"},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Core i7 Processors http:\/\/www.intel.com\/products\/processor\/corei7\/.  Intel Core i7 Processors http:\/\/www.intel.com\/products\/processor\/corei7\/."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. of the 4th Workshop on Modeling, Benchmarking and Simulation","author":"Jaleel A.","year":"2008","unstructured":"A. Jaleel , R. S. Cohn , C.-K. Luk , and B. Jacob . CMP$im: A Pin-based on-the-fly multi-core cache simulator . In Proc. of the 4th Workshop on Modeling, Benchmarking and Simulation , 2008 . A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob. CMP$im: A Pin-based on-the-fly multi-core cache simulator. In Proc. of the 4th Workshop on Modeling, Benchmarking and Simulation, 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511340"},{"key":"e_1_3_2_1_12_1","unstructured":"JILP Workshop on computer architecture competitions http:\/\/jilp.org\/jwac-1\/.  JILP Workshop on computer architecture competitions http:\/\/jilp.org\/jwac-1\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. of the 43rd International Symposium on Microarchitecture","author":"Khan S. M.","year":"2010","unstructured":"S. M. Khan , Y. Tian , and D. A. Jim\u00e9nez . Dead block replacement and bypass with a sampling predictor . In Proc. of the 43rd International Symposium on Microarchitecture , 2010 . S. M. Khan, Y. Tian, and D. A. Jim\u00e9nez. Dead block replacement and bypass with a sampling predictor. In Proc. of the 43rd International Symposium on Microarchitecture, 2010."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.970573"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014862"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1973355.1973364"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1812707.1812719"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.14"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1953001"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"}],"event":{"name":"MICRO-44: The 44th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Porto Alegre Brazil","acronym":"MICRO-44","sponsor":["IEEE","ACM Association for Computing Machinery","UFRGS Universidade Federal do Rio Grande do Sul","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155671","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2155620.2155671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:07:59Z","timestamp":1750273679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2155620.2155671"}},"subtitle":["signature-based hit predictor for high performance caching"],"short-title":[],"issued":{"date-parts":[[2011,12,3]]},"references-count":33,"alternative-id":["10.1145\/2155620.2155671","10.1145\/2155620"],"URL":"https:\/\/doi.org\/10.1145\/2155620.2155671","relation":{},"subject":[],"published":{"date-parts":[[2011,12,3]]},"assertion":[{"value":"2011-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}