{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:27Z","timestamp":1750307247175,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,2,29]],"date-time":"2012-02-29T00:00:00Z","timestamp":1330473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,2,29]]},"DOI":"10.1145\/2157136.2157268","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"451-456","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Integrating formal verification in an online judge for e-Learning logic circuit design"],"prefix":"10.1145","author":[{"given":"Javier","family":"de San Pedro","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Carmona","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Petit","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,2,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"NuSMV v2.5 User Manual. \\myurlhttp:\/\/nusmv.fbk.eu.  NuSMV v2.5 User Manual. \\myurlhttp:\/\/nusmv.fbk.eu."},{"key":"e_1_3_2_1_2_1","volume-title":"Verilog HDL Synthesis: A Practical Primer","author":"Bhasker J.","year":"1998","unstructured":"J. Bhasker . Verilog HDL Synthesis: A Practical Primer . Star Galaxy Publishing , 1998 . J. Bhasker. Verilog HDL Synthesis: A Practical Primer. Star Galaxy Publishing, 1998."},{"key":"e_1_3_2_1_3_1","volume-title":"Prentice Hall","author":"Bhasker J.","year":"1999","unstructured":"J. Bhasker . A VHDL Primer . Prentice Hall , third edition, 1999 . J. Bhasker. A VHDL Primer. Prentice Hall, third edition, 1999."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0360-1315(03)00030-7"},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. International Conference on Computer-Aided Verification (CAV 2002","volume":"2404","author":"Cimatti A.","year":"2002","unstructured":"A. Cimatti : An OpenSource Tool for Symbolic Model Checking . In Proc. International Conference on Computer-Aided Verification (CAV 2002 ), volume 2404 of LNCS. Springer , July 2002 . A. Cimatti et al. NuSMV2: An OpenSource Tool for Symbolic Model Checking. In Proc. International Conference on Computer-Aided Verification (CAV 2002), volume 2404 of LNCS. Springer, July 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-044450813-3\/50026-6"},{"key":"e_1_3_2_1_8_1","first-page":"359","volume-title":"Solving Digital Logic Assignments with Automatic Verification in SCORM Modules. In International Conference on Interactive Computer-Aided Learning (ICL)","author":"Damm M.","year":"2009","unstructured":"M. Damm , F. Bauer , and G. Zucker . Solving Digital Logic Assignments with Automatic Verification in SCORM Modules. In International Conference on Interactive Computer-Aided Learning (ICL) , pages 359 -- 363 , 2009 . M. Damm, F. Bauer, and G. Zucker. Solving Digital Logic Assignments with Automatic Verification in SCORM Modules. In International Conference on Interactive Computer-Aided Learning (ICL), pages 359--363, 2009."},{"key":"e_1_3_2_1_9_1","first-page":"748","volume-title":"LogiFlash - A Flash-based Logic-Simulator for Educational Purposes. In World Conference on Educational Multimedia, Hypermedia and Telecommunications","author":"Damm M.","year":"2003","unstructured":"M. Damm , B. Klauer , and K. Waldschmidt . LogiFlash - A Flash-based Logic-Simulator for Educational Purposes. In World Conference on Educational Multimedia, Hypermedia and Telecommunications , pages 748 -- 750 , 2003 . M. Damm, B. Klauer, and K. Waldschmidt. LogiFlash - A Flash-based Logic-Simulator for Educational Purposes. In World Conference on Educational Multimedia, Hypermedia and Telecommunications, pages 748--750, 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2157136.2157267"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367111"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/954526"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1163405.1163407"},{"key":"e_1_3_2_1_14_1","first-page":"343","volume-title":"Combinational and sequential equivalence checking","author":"Kuehlmann A.","year":"2002","unstructured":"A. Kuehlmann and C. A. J. van Eijk . Combinational and sequential equivalence checking , pages 343 -- 372 . Kluwer Academic Publishers , 2002 . A. Kuehlmann and C. A. J. van Eijk. Combinational and sequential equivalence checking, pages 343--372. Kluwer Academic Publishers, 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/529194"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.1996.573052"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2464-6","volume-title":"The Verilog hardware description language","author":"Thomas D. E.","year":"1996","unstructured":"D. E. Thomas and P. Moorby . The Verilog hardware description language . Kluwer , third edition, 1996 . D. E. Thomas and P. Moorby. The Verilog hardware description language. Kluwer, third edition, 1996."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275521.1275542"},{"key":"e_1_3_2_1_20_1","unstructured":"S. Williams. Icarus Verilog. http:\/\/iverilog.icarus.com.  S. Williams. Icarus Verilog. http:\/\/iverilog.icarus.com."}],"event":{"name":"SIGCSE '12: The 43rd ACM Technical Symposium on Computer Science Education","sponsor":["SIGCSE ACM Special Interest Group on Computer Science Education"],"location":"Raleigh North Carolina USA","acronym":"SIGCSE '12"},"container-title":["Proceedings of the 43rd ACM technical symposium on Computer Science Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2157136.2157268","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2157136.2157268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:06Z","timestamp":1750243926000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2157136.2157268"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,29]]},"references-count":20,"alternative-id":["10.1145\/2157136.2157268","10.1145\/2157136"],"URL":"https:\/\/doi.org\/10.1145\/2157136.2157268","relation":{},"subject":[],"published":{"date-parts":[[2012,2,29]]},"assertion":[{"value":"2012-02-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}