{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:29Z","timestamp":1750307189221,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0964478"],"award-info":[{"award-number":["CNS-0964478"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,3]]},"DOI":"10.1145\/2159430.2159438","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"64-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Paragon"],"prefix":"10.1145","author":[{"given":"Mehrzad","family":"Samadi","sequence":"first","affiliation":[{"name":"University of Michigan - Ann Arbor, MI"}]},{"given":"Amir","family":"Hormati","sequence":"additional","affiliation":[{"name":"Microsoft Research, Microsoft, inc. - Redmond, WA"}]},{"given":"Janghaeng","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Michigan - Ann Arbor, MI"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan - Ann Arbor, MI"}]}],"member":"320","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1508244.1508273"},{"unstructured":"Banerjee and Utpal.\n  Speedup of ordinary programs\n  . PhD thesis University of Illinois\n   at Urbana-Champaign 1979\n  .   Banerjee and Utpal. Speedup of ordinary programs . PhD thesis University of Illinois at Urbana-Champaign 1979.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1007\/978-3-642-11970-5_14"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/564870.564885"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/2.546612"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.5555\/2386208.2386228"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/781498.781502"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/349299.349311"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/5.214549"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/IPDPS.2010.5470427"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/996841.996852"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/2155620.2155655"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TPDS.2010.62"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1229428.1229474"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/71.250105"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/277830.277852"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of the 16th Workshop on Languages and Compilers for Parallel Computing","author":"Lee S. I.","year":"2003","unstructured":"S. I. Lee , T. Johnson , and R. Eigenmann . Cetus - an extensible compiler infrastructure for source-to-source transformation . In Proc. of the 16th Workshop on Languages and Compilers for Parallel Computing , 2003 . S. I. Lee, T. Johnson, and R. Eigenmann. Cetus - an extensible compiler infrastructure for source-to-source transformation. In Proc. of the 16th Workshop on Languages and Compilers for Parallel Computing, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/1815961.1816021"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/1596655.1596670"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1007\/s10766-010-0155-0"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1122971.1122997"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/1542476.1542495"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.5555\/2014698.2014898"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/71.824639"},{"key":"e_1_3_2_1_25_1","volume-title":"GPUs Are Only Up To 14 Times Faster than CPUs says Intel","author":"NVIDIA.","year":"2010","unstructured":"NVIDIA. GPUs Are Only Up To 14 Times Faster than CPUs says Intel , 2010 . http:\/\/blogs.nvidia.com\/ntersect\/2010\/06\/gpus-are-only-up-to-14-times-faster-than-cpus-says-intel.html. NVIDIA. GPUs Are Only Up To 14 Times Faster than CPUs says Intel, 2010. http:\/\/blogs.nvidia.com\/ntersect\/2010\/06\/gpus-are-only-up-to-14-times-faster-than-cpus-says-intel.html."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1007\/978-3-540-27864-1_14"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/MICRO.2005.13"},{"volume-title":"the polyhedral benchmark suite","year":"2011","unstructured":"Polybench. the polyhedral benchmark suite , 2011 . http:\/\/www.cse.ohio-state.edu\/pouchet\/software\/polybench. Polybench. the polyhedral benchmark suite, 2011. http:\/\/www.cse.ohio-state.edu\/pouchet\/software\/polybench.","key":"e_1_3_2_1_28_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1145\/1065944.1065964"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1145\/1065010.1065043"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.5555\/1025127.1026007"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1145\/1082469.1082471"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1145\/1168857.1168898"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1109\/MICRO.2008.4771802"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.5555\/1299042.1299110"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1145\/1735688.1735697"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.1145\/605397.605416"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.5555\/774861.774871"}],"event":{"sponsor":["ACM Association for Computing Machinery"],"acronym":"GPGPU-5","name":"GPGPU-5: The 5th Annual Workshop on General Purpose Processing with Graphics Processing Units","location":"London United Kingdom"},"container-title":["Proceedings of the 5th Annual Workshop on General Purpose Processing with Graphics Processing Units"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2159430.2159438","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2159430.2159438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:51Z","timestamp":1750241151000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2159430.2159438"}},"subtitle":["collaborative speculative loop execution on GPU and CPU"],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":38,"alternative-id":["10.1145\/2159430.2159438","10.1145\/2159430"],"URL":"https:\/\/doi.org\/10.1145\/2159430.2159438","relation":{},"subject":[],"published":{"date-parts":[[2012,3,3]]},"assertion":[{"value":"2012-03-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}