{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:13:30Z","timestamp":1758122010767,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2011-0027502"],"award-info":[{"award-number":["2011-0027502"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003665","name":"National IT Industry Promotion Agency","doi-asserted-by":"publisher","award":["NIPA-2011-C1810-1102-0018"],"award-info":[{"award-number":["NIPA-2011-C1810-1102-0018"]}],"id":[{"id":"10.13039\/501100003665","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006112","name":"Microsoft Research","doi-asserted-by":"publisher","award":["NIPA-2011-C1810-1102-0018"],"award-info":[{"award-number":["NIPA-2011-C1810-1102-0018"]}],"id":[{"id":"10.13039\/100006112","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,3]]},"DOI":"10.1145\/2159430.2159443","type":"proceedings-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T13:18:26Z","timestamp":1331039906000},"page":"110-119","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Reducing off-chip memory traffic by selective cache management scheme in GPGPUs"],"prefix":"10.1145","author":[{"given":"Hyojin","family":"Choi","sequence":"first","affiliation":[{"name":"Seoul National University, Gwanak-ro, Gwanak-gu, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaewoo","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Gwanak-ro, Gwanak-gu, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wonyong","family":"Sung","sequence":"additional","affiliation":[{"name":"Seoul National University, Gwanak-ro, Gwanak-gu, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115958"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876450"},{"key":"e_1_3_2_1_5_1","volume-title":"NVIDIA's Next Generation CUDA Compute Architecture: Fermi","author":"NVIDIA Corporation","year":"2009","unstructured":"NVIDIA Corporation . NVIDIA's Next Generation CUDA Compute Architecture: Fermi , 2009 . NVIDIA Corporation. NVIDIA's Next Generation CUDA Compute Architecture: Fermi, 2009."},{"key":"e_1_3_2_1_6_1","volume-title":"The top 10 innovations in the new NVIDIA Fermi architecture, and the top 3 next challenges","author":"Patterson David","year":"2009","unstructured":"David Patterson . The top 10 innovations in the new NVIDIA Fermi architecture, and the top 3 next challenges , 2009 . David Patterson. The top 10 innovations in the new NVIDIA Fermi architecture, and the top 3 next challenges, 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.54"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792354.1792409"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1413370.1413402"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the IEEE International Parallel & Distributed Processing Symposium","author":"Xiao Shucai","year":"2010","unstructured":"Shucai Xiao and Wu chun Feng . Inter-block GPU communication via fast barrier synchronization . In Proceedings of the IEEE International Parallel & Distributed Processing Symposium , April 2010 . Shucai Xiao and Wu chun Feng. Inter-block GPU communication via fast barrier synchronization. In Proceedings of the IEEE International Parallel & Distributed Processing Symposium, April 2010."},{"key":"e_1_3_2_1_11_1","volume-title":"PTX: Parallel Thread Execution ISA Version 2.0","author":"NVIDIA Corporation","year":"2010","unstructured":"NVIDIA Corporation . PTX: Parallel Thread Execution ISA Version 2.0 , 2010 . NVIDIA Corporation. PTX: Parallel Thread Execution ISA Version 2.0, 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_13_1","unstructured":"Hynix semiconductor. 1 Gb (32M x 32) GDDR5 SGRAM H5GQ1H24AFR 2009.  Hynix semiconductor. 1 Gb (32M x 32) GDDR5 SGRAM H5GQ1H24AFR 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/0165-1684(90)90158-U"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.014"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2002.804276"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.689674"},{"key":"e_1_3_2_1_20_1","volume-title":"The Alpha 21264 microprocessor architecture. Technical report","author":"Kessler R. E.","year":"1999","unstructured":"R. E. Kessler , E. J. McLellan , and D. A. Webb . The Alpha 21264 microprocessor architecture. Technical report , Compaq Computer Corporation , November 1999 . R. E. Kessler, E. J. McLellan, and D. A. Webb. The Alpha 21264 microprocessor architecture. Technical report, Compaq Computer Corporation, November 1999."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/INTERACT.2005.7"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 16th International Workshop on Languages and Compilers for Parallel Computing","author":"Yang Hongbo","year":"2003","unstructured":"Hongbo Yang , R. Govindarajan , Guang R. Gao , and Ziang Hu . Compiler-assisted cache replacement: Problem formulation and performance evaluation . In Proceedings of the 16th International Workshop on Languages and Compilers for Parallel Computing , 2003 . Hongbo Yang, R. Govindarajan, Guang R. Gao, and Ziang Hu. Compiler-assisted cache replacement: Problem formulation and performance evaluation. In Proceedings of the 16th International Workshop on Languages and Compilers for Parallel Computing, 2003."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674328"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264213"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225177"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/255235.255275"}],"event":{"name":"GPGPU-5: The 5th Annual Workshop on General Purpose Processing with Graphics Processing Units","sponsor":["ACM Association for Computing Machinery"],"location":"London United Kingdom","acronym":"GPGPU-5"},"container-title":["Proceedings of the 5th Annual Workshop on General Purpose Processing with Graphics Processing Units"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2159430.2159443","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2159430.2159443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:58Z","timestamp":1750244398000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2159430.2159443"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":27,"alternative-id":["10.1145\/2159430.2159443","10.1145\/2159430"],"URL":"https:\/\/doi.org\/10.1145\/2159430.2159443","relation":{},"subject":[],"published":{"date-parts":[[2012,3,3]]},"assertion":[{"value":"2012-03-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}