{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T06:59:42Z","timestamp":1760079582447,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,25]],"date-time":"2012-03-25T00:00:00Z","timestamp":1332633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,25]]},"DOI":"10.1145\/2160916.2160944","type":"proceedings-article","created":{"date-parts":[[2012,3,27]],"date-time":"2012-03-27T15:17:28Z","timestamp":1332861448000},"page":"121-128","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Novel pulsed-latch replacement based on time borrowing and spiral clustering"],"prefix":"10.1145","author":[{"given":"Chih-Long","family":"Chang","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iris H.-R.","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Ming","family":"Yang","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evan Y.-W.","family":"Tsai","sequence":"additional","affiliation":[{"name":"Faraday Technology Corp., Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aki S.-H.","family":"Chen","sequence":"additional","affiliation":[{"name":"Faraday Technology Corp., Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232037"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"e_1_3_2_1_3_1","volume-title":"Integrated Circuit Design","author":"Weste N. H. E.","year":"2011","unstructured":"N. H. E. Weste and D. M. Harris , Integrated Circuit Design , 4 th ed., Addison Wesley , 2011 . N. H. E. Weste and D. M. Harris, Integrated Circuit Design, 4th ed., Addison Wesley, 2011.","edition":"4"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682949"},{"key":"e_1_3_2_1_5_1","first-page":"224","volume-title":"Proc. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Lee H.","year":"2008","unstructured":"H. Lee , S. Paik , and Y. Shin , Pulse width allocation with clock skew scheduling for optimizing pulsed-latch-based sequential circuits , in Proc. Int'l Conf. on Computer-Aided Design (ICCAD) , pp. 224 -- 229 , Nov. 2008 . H. Lee, S. Paik, and Y. Shin, Pulse width allocation with clock skew scheduling for optimizing pulsed-latch-based sequential circuits, in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 224--229, Nov. 2008."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687471"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899879"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"e_1_3_2_1_9_1","unstructured":"S. Shibatani and A. H.C. Li \"Pulse-latch approach reduces dynamic power \" EE Times July 2006.  S. Shibatani and A. H.C. Li \"Pulse-latch approach reduces dynamic power \" EE Times July 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950864"},{"key":"e_1_3_2_1_11_1","first-page":"39","volume-title":"on Low Power Electronics and Design (ISLPED)","author":"Lin H.-T.","year":"2011","unstructured":"H.-T. Lin , Y.-L. Chuang , and T.-Y. Ho , \"Pulsed-latch-based clock tree migration for dynamic power reduction,\" in Proc. Int'l Symp . on Low Power Electronics and Design (ISLPED) Aug. 2011 , pp. 39 -- 44 . H.-T. Lin, Y.-L. Chuang, and T.-Y. Ho, \"Pulsed-latch-based clock tree migration for dynamic power reduction,\" in Proc. Int'l Symp. on Low Power Electronics and Design (ISLPED) Aug. 2011, pp. 39--44."},{"key":"e_1_3_2_1_12_1","first-page":"85","volume-title":"PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs,\" in Proc. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Chuang Y.-L.","year":"2011","unstructured":"Y.-L. Chuang , H.-T. Lin , T.-Y. Ho , Y.-W. Chang , and D. Marculescu , \" PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs,\" in Proc. Int'l Conf. on Computer-Aided Design (ICCAD) , pp. 85 -- 90 , Nov. 2011 . Y.-L. Chuang, H.-T. Lin, T.-Y. Ho, Y.-W. Chang, and D. Marculescu, \"PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs,\" in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 85--90, Nov. 2011."},{"key":"e_1_3_2_1_13_1","first-page":"640","volume-title":"Implementation of pulsed latch and pulsed register circuits to minimize clocking power,\" in Proc. Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Paik S.","year":"2011","unstructured":"S. Paik , G.-J. Nam , and Y. Shin , \" Implementation of pulsed latch and pulsed register circuits to minimize clocking power,\" in Proc. Int'l Conf. on Computer-Aided Design (ICCAD) , pp. 640 -- 646 , Nov. 2011 . S. Paik, G.-J. Nam, and Y. Shin, \"Implementation of pulsed latch and pulsed register circuits to minimize clocking power,\" in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 640--646, Nov. 2011."},{"key":"e_1_3_2_1_14_1","first-page":"140","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC)","author":"Kozu S.","year":"1996","unstructured":"S. Kozu , M. Daito , Y. Sugiyama , H. Suzuki , H. Morita , M. Nomura , K. Nadehara , S. Ishibuchi , M. Tokuda , Y. Inoue , T. Nakayama , H. Harigai , and Y. Yano , \" A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulse-register technique,\" in Proc . IEEE Int. Solid-State Circuits Conf. (ISSCC) , pp. 140 -- 141 , Feb. 1996 . S. Kozu, M. Daito, Y. Sugiyama, H. Suzuki, H. Morita, M. Nomura, K. Nadehara, S. Ishibuchi, M. Tokuda, Y. Inoue, T. Nakayama, H. Harigai, and Y. Yano, \"A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulse-register technique,\" in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 140--141, Feb. 1996."},{"key":"e_1_3_2_1_15_1","first-page":"B1","article-title":"Pipeline array","volume":"6856270","author":"Farmer H.R.","year":"2005","unstructured":"H.R. Farmer , D.E. Lackey , and S.F. Oakland , \" Pipeline array ,\" US patent 6856270 B1 , Feb. 2005 . H.R. Farmer, D.E. Lackey, and S.F. Oakland, \"Pipeline array,\" US patent 6856270 B1, Feb. 2005.","journal-title":"US patent"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366140"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030156"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629957"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960424"}],"event":{"name":"ISPD'12: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Napa California USA","acronym":"ISPD'12"},"container-title":["Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2160916.2160944","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2160916.2160944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:48Z","timestamp":1750241148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2160916.2160944"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,25]]},"references-count":19,"alternative-id":["10.1145\/2160916.2160944","10.1145\/2160916"],"URL":"https:\/\/doi.org\/10.1145\/2160916.2160944","relation":{},"subject":[],"published":{"date-parts":[[2012,3,25]]},"assertion":[{"value":"2012-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}