{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:48:37Z","timestamp":1773247717834,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,3,25]],"date-time":"2012-03-25T00:00:00Z","timestamp":1332633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,3,25]]},"DOI":"10.1145\/2160916.2160949","type":"proceedings-article","created":{"date-parts":[[2012,3,27]],"date-time":"2012-03-27T15:17:28Z","timestamp":1332861448000},"page":"153-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Construction of realistic gate sizing benchmarks with known optimal solutions"],"prefix":"10.1145","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[{"name":"UC San Diego, La Jolla, CA, USA"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"468","volume-title":"Proc. ACM\/IEEE International Conference on Computer-Aided Design,1993","author":"Li W. N.","unstructured":"W. N. Li ,\"Strongly NP-Hard Discrete Gate Sizing Problems\" , Proc. ACM\/IEEE International Conference on Computer-Aided Design,1993 , pp. 468 -- 471 . W. N. Li,\"Strongly NP-Hard Discrete Gate Sizing Problems\", Proc. ACM\/IEEE International Conference on Computer-Aided Design,1993, pp. 468--471."},{"key":"e_1_3_2_1_2_1","first-page":"326","volume-title":"Proc. ACM\/IEEE International Conference on Computer-Aided Design,1985","author":"Fishburn J. P.","unstructured":"J. P. Fishburn and A. E. Dunlop ,\" Tilos: A Polynomial Programming Approach to Transistor Sizing \", Proc. ACM\/IEEE International Conference on Computer-Aided Design,1985 , pp. 326 -- 328 . J. P. Fishburn and A. E. Dunlop,\"Tilos: A Polynomial Programming Approach to Transistor Sizing\", Proc. ACM\/IEEE International Conference on Computer-Aided Design,1985, pp. 326--328."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.924061"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"e_1_3_2_1_6_1","first-page":"217","volume-title":"Proc. Conference on EURO-DAC,1990","author":"Berkelaar M. R. C. M.","unstructured":"M. R. C. M. Berkelaar and J. A. G. Jess ,\"Gate Sizing in MOS Digital Circuits with Linear Programming\" , Proc. Conference on EURO-DAC,1990 , pp. 217 -- 221 . M. R. C. M. Berkelaar and J. A. G. Jess,\"Gate Sizing in MOS Digital Circuits with Linear Programming\", Proc. Conference on EURO-DAC,1990, pp. 217--221."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810282"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228380"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.728919"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217532"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119914"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009932"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837421"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_18_1","unstructured":"K. Jeong A. B. Kahng and H. Yao \"Rent Parameter Evaluation Using Different Methods\" http:\/\/vlsicad.ucsd.edu\/WLD\/RentCon.pdf.  K. Jeong A. B. Kahng and H. Yao \"Rent Parameter Evaluation Using Different Methods\" http:\/\/vlsicad.ucsd.edu\/WLD\/RentCon.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"OpenCores: Open Source IP-Cores http:\/\/www.opencores.org .  OpenCores: Open Source IP-Cores http:\/\/www.opencores.org ."},{"key":"e_1_3_2_1_20_1","unstructured":"Sun OpenSPARC Project \\\\http:\/\/www.sun.com\/processors\/opensparc .  Sun OpenSPARC Project \\\\http:\/\/www.sun.com\/processors\/opensparc ."},{"key":"e_1_3_2_1_21_1","unstructured":"Blaze MO User's Manual http:\/\/www.tela-inc.com .  Blaze MO User's Manual http:\/\/www.tela-inc.com ."},{"key":"e_1_3_2_1_22_1","unstructured":"Cadence Encounter User's Manual http:\/\/www.cadence.com .  Cadence Encounter User's Manual http:\/\/www.cadence.com ."},{"key":"e_1_3_2_1_23_1","unstructured":"Synopsys Design Compiler User's Manual http:\/\/www.synopsys.com .  Synopsys Design Compiler User's Manual http:\/\/www.synopsys.com ."},{"key":"e_1_3_2_1_24_1","unstructured":"Synopsys PrimeTime User's Manual http:\/\/www.synopsys.com .  Synopsys PrimeTime User's Manual http:\/\/www.synopsys.com ."},{"key":"e_1_3_2_1_25_1","unstructured":"Enhanced OAGear-Static-Timer with Heuristics for Gate Sizing http:\/\/nanocad.ee.ucla.edu\/Main\/DownloadForm .  Enhanced OAGear-Static-Timer with Heuristics for Gate Sizing http:\/\/nanocad.ee.ucla.edu\/Main\/DownloadForm ."},{"key":"e_1_3_2_1_26_1","unstructured":"Sensitivity-Based Leakage Optimizer \\\\http:\/\/vlsicad.ucsd.edu\/SIZING\/optimizer.html\\#SensOpt .  Sensitivity-Based Leakage Optimizer \\\\http:\/\/vlsicad.ucsd.edu\/SIZING\/optimizer.html\\#SensOpt ."},{"key":"e_1_3_2_1_27_1","unstructured":"UCLA Eyecharts http:\/\/nanocad.ee.ucla.edu\/Main\/DownloadForm .  UCLA Eyecharts http:\/\/nanocad.ee.ucla.edu\/Main\/DownloadForm ."}],"event":{"name":"ISPD'12: International Symposium on Physical Design","location":"Napa California USA","acronym":"ISPD'12","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2160916.2160949","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2160916.2160949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:05:48Z","timestamp":1750241148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2160916.2160949"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,25]]},"references-count":27,"alternative-id":["10.1145\/2160916.2160949","10.1145\/2160916"],"URL":"https:\/\/doi.org\/10.1145\/2160916.2160949","relation":{},"subject":[],"published":{"date-parts":[[2012,3,25]]},"assertion":[{"value":"2012-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}