{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T08:43:44Z","timestamp":1774428224342,"version":"3.50.1"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Comput. Syst."],"published-print":{"date-parts":[[2012,4]]},"abstract":"<jats:p>Cores in chip-multiprocessors (CMPs) share multiple memory subsystem resources. If resource sharing is unfair, some applications can be delayed significantly while others are unfairly prioritized. Previous research proposed separate fairness mechanisms for each resource. Such resource-based fairness mechanisms implemented independently in each resource can make contradictory decisions, leading to low fairness and performance loss. Therefore, a coordinated mechanism that provides fairness in the entire shared memory system is desirable.<\/jats:p>\n          <jats:p>\n            This article proposes a new approach that provides fairness in the entire shared memory system, thereby eliminating the need for and complexity of developing fairness mechanisms for each resource. Our technique, Fairness via Source Throttling (FST), estimates unfairness in the\n            <jats:italic>entire memory system<\/jats:italic>\n            . If unfairness is above a system-software-set threshold, FST throttles down cores causing unfairness by limiting the number of requests they create and the frequency at which they do. As such, our\n            <jats:italic>source-based<\/jats:italic>\n            fairness control ensures fairness decisions are made in tandem in the entire memory system. FST enforces thread priorities\/weights, and enables system-software to enforce different fairness objectives in the memory system.\n          <\/jats:p>\n          <jats:p>Our evaluations show that FST provides the best system fairness and performance compared to three systems with state-of-the-art fairness mechanisms implemented in both shared caches and memory controllers.<\/jats:p>","DOI":"10.1145\/2166879.2166881","type":"journal-article","created":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T13:43:38Z","timestamp":1335879818000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Fairness via Source Throttling"],"prefix":"10.1145","volume":"30","author":[{"given":"Eiman","family":"Ebrahimi","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang Joo","family":"Lee","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,4]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Advanced Micro Devices. 2009. AMD\u2019s six-core Opteron processors. http:\/\/techreport.com\/articles.x\/17005. Advanced Micro Devices . 2009. AMD\u2019s six-core Opteron processors. http:\/\/techreport.com\/articles.x\/17005."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture.","author":"Chou Y.","unstructured":"Chou , Y. , Fahs , B. , and Abraham , S . 2004. Microarchitecture optimizations for exploiting memory-level parallelism . In Proceedings of the 31st Annual International Symposium on Computer Architecture. Chou, Y., Fahs, B., and Abraham, S. 2004. Microarchitecture optimizations for exploiting memory-level parallelism. In Proceedings of the 31st Annual International Symposium on Computer Architecture."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000081"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508260"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299108"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.25"},{"key":"e_1_2_1_14_1","unstructured":"Glew A. 1998. MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session\u201998. Glew A. 1998. MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session\u201998 ."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542342"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_2_1_18_1","unstructured":"Intel. 2008. First the tick now the tock: Next generation Intel microarchitecure (Nehalem). Intel technical white paper. Intel . 2008. First the tick now the tock: Next generation Intel microarchitecure (Nehalem). Intel technical white paper."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531743.1531747"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture.","author":"Kim Y.","unstructured":"Kim , Y. , Han , D. , Mutlu , O. , and Harchol-Balter , M . 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers . In Proceedings of the International Symposium on High-Performance Computer Architecture. Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the International Symposium on High-Performance Computer Architecture."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the Annual International Symposium on Computer Architecture.","author":"Kroft D.","year":"1981","unstructured":"Kroft , D. 1981 . Lockup-free instruction fetch\/prefetch cache organization . In Proceedings of the Annual International Symposium on Computer Architecture. Kroft, D. 1981. Lockup-free instruction fetch\/prefetch cache organization. In Proceedings of the Annual International Symposium on Computer Architecture."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the International Parallel and Distributed Processing Symposium.","author":"Luo K.","unstructured":"Luo , K. , Franklin , M. , Mukherjee , S. , and Sezne , A . 2001a. Boosting SMT performance by speculation control . In Proceedings of the International Parallel and Distributed Processing Symposium. Luo, K., Franklin, M., Mukherjee, S., and Sezne, A. 2001a. Boosting SMT performance by speculation control. In Proceedings of the International Parallel and Distributed Processing Symposium."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software.","author":"Luo K.","unstructured":"Luo , K. , Gummaraju , J. , and Franklin , M . 2001b. Balancing throughput and fairness in SMT processors . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. Luo, K., Gummaraju, J., and Franklin, M. 2001b. Balancing throughput and fairness in SMT processors. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software."},{"key":"e_1_2_1_29_1","unstructured":"Micron. Datasheet: 2Gb DDR3 SDRAM MT41J512M4 - 64 Meg x 4 x 8 banks http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3. Micron . Datasheet: 2Gb DDR3 SDRAM MT41J512M4 - 64 Meg x 4 x 8 banks http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 16th USENIX Security Symposium.","author":"Moscibroda T.","unstructured":"Moscibroda , T. and Mutlu , O . 2007. Memory performance attacks: Denial of memory service in multi-core systems . In Proceedings of the 16th USENIX Security Symposium. Moscibroda, T. and Mutlu, O. 2007. Memory performance attacks: Denial of memory service in multi-core systems. In Proceedings of the 16th USENIX Security Symposium."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000099"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_2_1_43_1","unstructured":"Wechsler O. 2006. Inside Intel core microarchitecure. Intel technical white paper. Wechsler O. 2006. Inside Intel core microarchitecure. Intel technical white paper."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of USENIX.","author":"Zhang X.","unstructured":"Zhang , X. , Dwarkadas , S. , and Shen , K . 2009. Hardware execution throttling for multi-core resource management . In Proceedings of USENIX. Zhang, X., Dwarkadas, S., and Shen, K. 2009. Hardware execution throttling for multi-core resource management. In Proceedings of USENIX."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"container-title":["ACM Transactions on Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2166879.2166881","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2166879.2166881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:47Z","timestamp":1750240487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2166879.2166881"}},"subtitle":["A Configurable and High-Performance Fairness Substrate for Multicore Memory Systems"],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":45,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["10.1145\/2166879.2166881"],"URL":"https:\/\/doi.org\/10.1145\/2166879.2166881","relation":{},"ISSN":["0734-2071","1557-7333"],"issn-type":[{"value":"0734-2071","type":"print"},{"value":"1557-7333","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}