{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:23:00Z","timestamp":1772043780781,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206786","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"9-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Performance and energy models for memristor-based 1T1R RRAM cell"],"prefix":"10.1145","author":[{"given":"Mahmoud","family":"Zangeneh","sequence":"first","affiliation":[{"name":"Boston University, Boston, MA, USA"}]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[{"name":"Boston University, Boston, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"e_1_3_2_1_2_1","volume-title":"2009 Symposium on","author":"Sheu S.-S.","year":"2009"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J.-J. Huang etal \"One selector-one resistor (1s1r) crossbar array for high-density flexible memory applications \" in IEDM 2011.  J.-J. Huang et al. \"One selector-one resistor (1s1r) crossbar array for high-density flexible memory applications \" in IEDM 2011.","DOI":"10.1109\/IEDM.2011.6131653"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_3_2_1_6_1","unstructured":"Z. Biolek etal \"Spice model of memristor with nonlinear dopant drift \" Radioengineering 2009.  Z. Biolek et al. \"Spice model of memristor with nonlinear dopant drift \" Radioengineering 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3511"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"e_1_3_2_1_9_1","first-page":"1832","volume-title":"ISCAS","author":"Abdalla H.","year":"2011"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042900"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl8037689"},{"issue":"4","key":"e_1_3_2_1_12_1","first-page":"724","article-title":"Dynamical properties and design analysis for nonvolatile memristor memories","volume":"58","author":"Ho Y.","year":"2011","journal-title":"IEEE Trans. CAS I"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840851"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"H. Manem and G. S. Rose \"A read-monitored write circuit for 1t1m multi-level memristor memories \" in Proc. ISCAS may 2011 pp. 2938--2941.  H. Manem and G. S. Rose \"A read-monitored write circuit for 1t1m multi-level memristor memories \" in Proc. ISCAS may 2011 pp. 2938--2941.","DOI":"10.1109\/ISCAS.2011.5938207"},{"key":"e_1_3_2_1_15_1","unstructured":"Y.-B. Kim etal \"Bi-layered rram with unlimited endurance and extremely uniform switching \" in Proc. VLSIT june 2011 pp. 52--53.  Y.-B. Kim et al. \"Bi-layered rram with unlimited endurance and extremely uniform switching \" in Proc. VLSIT june 2011 pp. 52--53."},{"key":"e_1_3_2_1_16_1","volume-title":"DATE","author":"Xu C.","year":"2011"},{"key":"e_1_3_2_1_17_1","unstructured":"(2011). {Online}. Available: http:\/\/ptm.asu.edu\/  (2011). {Online}. Available: http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_18_1","volume-title":"Cambridge University Press","author":"Lee T.","year":"2004"}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206786","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:36:54Z","timestamp":1750282614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206786"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":18,"alternative-id":["10.1145\/2206781.2206786","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206786","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}